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This thesis describes a new concept of multi-level reinjection ac-dc conversion, its main 
purpose being a further reduction of the harmonic content, a solution of dynamic volt-
age balancing for direct series connected switching devices and an improvement of high 
power converter efficiency and reliability. It is a combination of the multi-level, soft 
switching and reinjection concepts. A variety of configurations are proposed, based on 
the new concept, to achieve efficient voltage and current conversion. For each configu-
ration the firing sequences, waveform analysis, steady and dynamic performances and 
close-loop control strategies are presented, and particular applications suggested. 
The ideal reinjection waveforms are first derived for perfect harmonic cancellation and 
then fully symmetrical approximations are made for more practical implementations. 
This is followed by a description and comparison of the generation circuits required for 
the implementation of the multi-level symmetrical reinjection waveforms. 
A three-level voltage reinjection scheme, implemented by adding a reinjection bridge 
and a reinj ection transformer to the standard twelve-pulse converter, is discussed in 
great detail, both for the series and parallel connections. This is followed by an inves-
tigation into the possible application of these converters to Back to Back VSC HV de 
interconnection; the analysis is validated by EMTDC simulations. 
A multi-level voltage reinjection VSC is also proposed, which uses a controllable de 
voltage divider to distribute the de source voltage to the two main bridges and produces 
high quality output waveforms. The voltage and current waveforms, the firing sequences 
and the capacitor voltage balancing are analyzed and verified by EMTDC simulations. 
In particular, the proposed VSC is shown to be an ideal solution for the STATCOM 
application. 
The multi-level reinjection CSC alternative is also described and shown to exhibit an 
excellent performance in the STATCOM application. 
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Chapter 1 
INTRODUCTION 
For a number of advantages such as fast dynamic response, better power factor, control 
flexibility of active and reactive power, capability of connecting to strong or weak (even 
passive) networks, the high power self-commutated ac-dc converters are required as 
the high power controllers by industrial applications and power transmission systems. 
Because of the high powers involved, the need to keep power losses down forces these 
converters to be directly connected to the high voltage level grids. The ratings of these 
converters have to match the high capacity demand for the particular applications, and 
their performances have to be of high standard to ensure power quality and system 
operation efficiency and safety. 
The ratings and switching characteristics of high power self-commutated switching de-
vices have improved greatly in the last two decades, typical present ratings on the 
market being 3.3kV /1.2kA (Eupec), 4.5kv /2kA (Fuji), 5.2kV /2kA (ABB) for the insu-
lated gate bipolar transistors (IGBT) and 5.5kV /2.3kA (ABB), 6kV /6kA (Mitsubishi) 
for the integrated gate commutated thyristors (IGCT) [1]-[4]. Because the press pack 
IGBT, GTO and IGCT behave as short-circuit after being destroyed, these power 
switches are suited to the provision of redundant series connection in the stack to form 
reliable high voltage rating valves; examples are the IGCT modules and the press pack 
IGBT (4.5kV /2kA (Fuji), 5.2kV /2kA (ABB)) modules. The availability of these pow-
erful devices has permitted the development of self-commutated high power converters 
(80MVA, 100MVA,160MVA) for power transmission applications [5]-[11]. 
The continuing demand for higher power ratings, performance improvement and cost 
reduction, besides the advances in power semiconductor switching devices, has resulted 
in significant innovations in converter design, such as multi-level converter topologies, 
soft switching and converter control strategies during the 80's and 90's. The research 
focus has been on increasing converter power ratings taking into account the avail-
able power switch ratings, enhancing performance, suppressing harmonic distortion, 
improving dynamic responses, and reducing power losses. 
\ 
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1.1 MULTI-LEVEL CONVERSION FOR HIGH POWER APPLICATIONS 
The voltage and current ratings of the gate commutated power semiconductor devices, 
mainly insulated gate bipolar transistors (IGBT) and integrated gate commutated 
thyristors (IGCT), are advancing towards the levels of the high power line commu-
tated thyristors [1]. The power rating of a six-pulse 3-phase bridge converter built up 
with 6 power switches of 6kV /6kA rating devices is about lOMVA. Either bridge com-
binations or device combinations in series and parallel have to be adopted for higher 
power rating applications. 
The maximum power ratings of lower voltage ac-dc self-commutated converters are 
limited by the efficiency requirements and practical current ratings of power compo-
nents such as cables and transformers. For power rating over 5MVA, medium and high 
voltage converters are preferred, because they achieve significant energy savings and 
better thermal performance of power components. 
As explained earlier present IGCT and press pack IGBT power switch devices are 
suitable to form reliable higher voltage valve ratings. The series-connected power switch 
valves can be fired either synchronously or asynchronously. The synchronous control is 
used in two level schemes, while the asynchronous control is used in multi-level schemes. 
The synchronous control of the direct series connection of power switches (switching 
from off-state to on-state under rated voltage or from on-state to off-state under rated 
current and voltage) presents the following problems. 
Static balancing, which can be solved by connecting large resistors in parallel with 
each switch, though this causes some extra power losses. 
Dynamic balancing, a more serious and difficult problem to solve. Ideally all 
switches in the series connection should commutate with the same dynamic be-
haviour, otherwise the switch that turns off first or turns on last would have to 
sustain all the voltage. However, it is not realistic and economical for practical 
power switches to switch in exactly the same manner. By selecting devices with 
close switching delays as well as connecting snubbers, the situation can be im-
proved, but which increases spare parts for maintenance greatly, slows down the 
switching process and reduces the efficiency. 
High dV / dt, because in a two level synchronous control high voltage converter every 
switching action results in the full voltage changing in a few micro-seconds, i.e. 
a dV /dt higher than 1-lOGV /sis produced. That will cause serious interference 
and possibly components insulation damage. 
Therefore the synchronous control of the direct series connection of high power switches 
is not suitable for high power and high voltage conversion applications. Instead the 
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emergence of the multi-level topologies and the use of asynchronous firing control of 
the direct series connected switching devices provides an effective solution. 
In the multi-level Voltage Source Converter (VSC) topologies, the direct series con-
nected power switches are controlled asynchronously to improve the voltage balance 
under dynamic conditions, while the steady-state voltage equally sharing is achieved 
with the assistance of switching device voltage clamping. By the use of an appropriate 
control sequence for the power switches in the series connection, the output waveforms 
are improved thus reducing the harmonic distortion; moreover, because the change of 
state is done level by level, the dV / dt is greatly reduced. 
Different multi-level Voltage Source Converter configurations have been proposed [12]-
[19], and appropriate control strategies developed. These are of three types [20]-[22]: 
diode clamped VSC (or neutral point clamped (NPC) VSC for 3-level VSC) [12]-[14]; 
capacitor clamped VSC (flying or floating capacitor clamped VSC) [15, 23, 24]; and 
cascaded multi-cell VSC (cascaded H-bridge VSC) [18, 25, 26]. The multi-level concept 
was mainly developed for VSC, and very few of multi-level CSC configurations have 
been reported so far [27]-[29]. 
The complexity is increased sharply as the level number increases, (i.e. a large number 
of clamping diodes or of high capacity floating clamping capacitors is required when 
the level number is large in high voltage applications). Capacitor voltage imbalance 
occurs in the diode clamped multi-level configuration, and thus the level number is 
limited to a relative low value, which results in the use of PWM techniques to suppress 
the harmonics further. 
Multi-level converter topologies have been around for more than twenty five years. They 
first appeared in the form of cascade full-bridge cells connected with separated power 
sources. In the early 1980's the diode clamped multi-level converter was introduced 
[12], though initially restricted to a three level converter and known as the neutral 
point clamped (NPC) topology. Its extension to general high level was published in 
1992 [13]. The capacitor clamped multi-level converter topology was introduced inthe 
early 90's [15, 23]. 
All these multi-level converters possess the following advantages: 
1. Generation of better step output waveforms with very low harmonic distortion 
and lower dV /dt; 
2. Steady and dynamic equal voltage sharing of the series connected switching de-
vices achieved by the asynchronous firing control and voltage clamping; 
3. Use of lower switching frequencies and thus reduced switching losses. 
Each topology has some advantages and disadvantages as listed below: 
(i) Diode clamped VSC's 
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Advantages 
• Control flexibility of inductive and capacitive power flow; 
• When the number of levels is high enough, harmonic distortion can meet 
the critical standards under fundamental switching, i.e. without the need 
for PWM, thus reducing the switching losses; 
• Under appropriate control both sides of a back-to-back inter-connector can 
share the de capacitor bank as a de voltage divider. 
Disadvantages 
• The clamping diodes required are nearly proportional to the level number 
square; 
• When the level number is higher than three, the converter can not control 
the real power flow between ac and de sides on its own, because only when 
the power angle is exactly equal to ±90° ensures that every capacitor is 
charged and discharged equally to maintain capacitor voltage balance; 
• The unequal power rating of the power switches introduces design and main-
tenance difficulties. 
• The clamping nature of the topology makes it difficult to add redundant 
switches to increase reliability. 
(ii) Capacitor clamped VSC's 
Advantages 
e Control flexibility of inductive and capacitive power flow; 
• When the number of levels is high enough, for inductive and capacitive 
reactive power flow control application, the harmonic distortion can be kept 
within the standards under fundamental switching frequency; 
• The availability of switching combination redundancy for generating the 
most of output levels provides flexible control of the clamping capacitor 
current and thus keeps the clamping capacitor voltage at the required level; 
thus this type of converter is suitable for active and reactive power control 
applications; 
Disadvantages 
• The clamping capacitors required are nearly proportional to the level number 
square; 
• Complicated control strategies are required to ensure that the capacitor 
voltages are maintained at the required level when the converter is used to 
control the active power flow. 
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• As the load current passes through the clamping capacitors the current rat-
ing of the clamping capacitor is higher, and that limits the converter rating 
for high power applications. 
(iii) Cascaded H-bridge VSC's 
Advantages 
• The provision of three possible output levels from an H-bridge cell permits 
using fewer cells to form high level number conversion and without the need 
for clamping diodes or capacitors; 
• When the number of cells is high enough, the harmonic distortion meets the 
critical standard8; 
• Because each basic cell is identical, it is easy to form a high power VSC with 
the modularized cells; therefore, the manufacturing and maintenance costs 
can be significantly reduced. 
Disadvantages 
• For real power conversion the de sources need to be isolated, and thus its 
application in this area is somewhat limited. 
• For an application as a back-to-back connection the isolated de sources can 
not be shared by the two converters unless they are switched synchronously. 
The above advantages and disadvantages show that present multi-level configurations 
are attractive for high power and high voltage applications; however for very high power 
conversions, further research is needed. 
1.2 SOFT SWITCHING FOR HIGH POWER CONVERTERS 
The soft switching concept has attracted a great deal of interest in the last two decades, 
because it has the great potential to enhance the performance and reduce the switching 
losses of the power electronic switches. Soft switching and PWM techniques have been 
successfully applied to the dc-ac-dc conversion for low power supplies (with power rating 
range from a few watts to 100 kilo-watts) to increase the switching frequency, reduce 
the switching power losses and achieve high density power conversion in volume and 
weight [30]-[37]. 
The application of soft switching to ac-dc converters, recognized in the late 1980's [38], 
is much more complex due to the bidirectional power flow, modulation with multi-
frequency involved, wide range of load conditions and the inherent sinusoidal current 
waveform. That means that the ZVS (zero voltage switching) and/or ZCS (zero cur-
rent switching) soft switching conditions must be provided to all the switches in the 
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converter for load current conditions varying from zero to peak value and for different 
output frequencies. 
In the last twenty years, over a hundred new resonant and quasi-resonant soft switching 
topologies [39]-[46] have been proposed for ac-dc power conversion such as motor drive, 
induction heating, power line conditioner and so on. The power ratings of the soft 
switching converters developed for induction motor drive applications are from a few 
watts to lMVA [47, 48]. 
In these proposed topologies, the soft switching networks consisting of inductors, capac-
itors, diodes and self-commutated switches are added to the conventional hard switching 
converters. Most of the proposed soft switching circuits are based on LC resonance to 
provide the Zero Voltage Switching (ZVS) and/or Zero Current Switching (ZCS) con-
dition. In the resonant and quasi-resonant soft switching converter, the current in a 
switch and/ or the voltage across a switch are forced to be close to zero by creating a 
resonance at the beginning of the switching process, and during the switching process; 
this reduces the di/dt in the switch device which is turning on, and the dv/dt across 
the device which is turning off. 
The various soft switching techniques used for ac-dc converters can be classified based 
on the location of the soft switching components, as the component ratings and costs 
depend on whether they are part of the main power flow path or not. 
1). Load resonant converter: An LC resonant tank is added to the ac side output 
power path in series, parallel, or a series/parallel combination to obtain the ZVS 
and/ or ZCS condition. 
2). Resonant de Link converter: The resonant network is connected between the 
de source and the converter bridge, and it is active for every switching action in 
the converter bridge to create the ZVS or ZCS condition. 
3). Transition resonant pole converter: The resonant networks, added to the 
converter bridges, are active to create the condition of ZVS or ZCS only when 
the switching state of each main bridge switch is changing. 
The first and second types are not appropriate for high power ac-dc converters, because 
the soft switching resonant components are connected in the main power transfer path. 
Instead the soft switching techniques for high power converters ought to present the 
following features: 
• Ideally the components added to the high power converter to achieve soft switch-
ing should be activated only during the switching transition intervals and should 
ensure that the circulating energy involved is as low as possible and completely 
decoupled from the main power transfer to the load. 
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• For economy, the parasitic capacitance of the devices and the stray inductance 
of the circuitry should be part of the resonant scheme; however, the circulating 
energy involved should be sufficient to create the soft switching conditions (ZVS 
or ZCS) reliably, irrespective of the variations in the load level. 
• The main switch voltage and current waveform changes, which are caused by the 
circulation of energy used for soft switching, ought to be insignificant, so that the 
main switch device ratings are not increased. 
• The soft switching network should be activated by the converter firing control 
signals to ensure that the soft switching conditions occur at the appropriate time 
intervals. 
Some recent publications have proposed soft switching circuits for multi-level conversion 
topologies [49]-[55]; these are all for voltage source converters and use the transition 
resonant soft switching principle. The 3-level 3-phase soft switching converter proposed 
in [56] is a typical NPC (neutral point clamped) converter which includes two Auxiliary 
Resonant DC link (ARDCL) snubbers to provide ZVS soft switching conditions. 
Although these multi-level soft switching converters achieve switching power losses re-
duction and harmonic distortion suppression by using higher switching frequency, even 
for the relative low level number, they become very complicated and costly. Moreover 
the soft switching circuit proposed in [56] is not appropriate for high power application 
because two self commutated power switches are added to the main power flow path. 
For ratings over lOMVA, the switching frequency can not be very high, and to suppress 
the harmonic distortion either higher level numbers or costly filters have to be used, 
thus making the converter system very complicated. Therefore there is room for further 
development of the soft switching techniques for high power applications. 
The soft switching of the multi-level reinjection converters proposed in this thesis is not 
based on the power device switching transitions taking place under resonant conditions. 
Instead, the use of forced clamping or blocking provides the zero voltage or zero current 
switching conditions. The forced clamping or blocking are provided by the reinjection 
components, which are used to supply variable de voltage or current levels (the zero 
voltage level corresponding to forced clamping and the zero current level corresponding 
to forced blocking). These ZVS or ZCS conditions are synchronized with the firing 
control of the main switches; they are also of controllable duration, such that the zero 
voltage or zero current conditions are established before the switching action takes 
place, and terminated after the switching dynamic process finishes. 
The proposed soft switching conditions are of two types, i.e. a zero voltage switching 
condition is provided to the voltage source converter topology, and a zero current 
switching condition is applied to the current source topology. 
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For the multi-level voltage reinjection VSC topology the reinjection components used 
to provide the ZVS conditions are not connected in the main power transferring paths 
and therefore their current ratings are low. The proposed scheme uses the on-state of 
the reinjection switching devices to clamp the main power switching devices that are 
changing their switching state. Under this type of ZVS, the dynamic voltage sharing of 
the direct series connected power switches under synchronous control is not a problem; 
the energy stored in the snubbers and parasitic capacitors of the power switches can 
be recovered without losses, and thus the snubbers will be very simple and inexpen-
sive. Also the bridge type converter can be designed as a standardized unit with the 
appropriate voltage and current ratings without concern for dynamic voltage balancing 
of the direct series connected power switch devices and parasitic energy absorbtion. 
Another positive effect is that there is no risk of short-circuiting the de power source 
in the commutation between the two main bridge arm valves in a phase leg (or a phase 
pole), i.e. there is no need for a dead interval between switching off one of the main 
valves in the same pole or phase-leg and switching on another. The reliability of the 
high power converter is thus increased. 
Similarly for the proposed multi-level current reinjection CSC topology, the reinjection 
components used to provide the soft switching conditions are of low voltage ratings. 
The proposed scheme uses the reinjection power switches to provide the zero current 
conditions for the main power switches. Again this type of ZCS is totally different from 
the present resonant soft switching techniques. Under this type of ZCS, the energy 
stored in the inductors and stray inductance is gradually returned to the system, and 
thus the interface between the CSC and the ac power system can be very simple and 
implemented economically. 
1.3 REINJECTION CONVERSION FOR HARMONIC ELIMINATION 
1.3.1 Harmonic Injection and Ripple Reinjection 
The concept of harmonic injection for harmonic reduction in power converters was 
first proposed by Bird [57] in 1969. In his paper the third harmonic was used to modify 
the rectifier current waveform in order to reduce the ac side current harmonic content. 
The harmonic reduction by triple-harmonic injection was further generalized by 
Ametani in 1972 [58]. He demonstrated the effects caused by individual harmonic (3, 
5, 7, 9 order harmonics) injections; and concluded that the third harmonic is the most 
suitable general purpose injection current, and the ninth harmonic the most appropri-
ate for the reduction of the higher order harmonics. He also extended the harmonic 
injection concept to the variety of the six-pulse current source type configurations. The 
harmonic injection concept presents the following problems for practical application: 
• The need to provide a controllable current source for the triple harmonic current 
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injection; 
• The difficulty to adjust the amplitude and the phase of the injection harmonic 
current to suit each particular operating condition, as well as synchronizing it 
with the supply frequency; 
• The difficulty to ensure the required harmonic reduction under different operation 
conditions; 
• The inefficiency of the triple harmonic power injection. 
The first problem was particularly important due to the difficulty of building a fully 
controllable current source power supply in 1960's and 1970's. The frequency, am-
plitude and phase controllable requirements made the concept difficult to implement 
practically, and thus the harmonic injection concept did not get developed further till 
1980. 
The concept was developed to a practically applicable stage by J.F. Baird and J. 
Arrillaga [59]. Some extra components, mainly power switches, were used to gen-
erate a step-waveform to approximate the required harmonic current injection, and 
employed the de side ripple voltage to realize the natural commutation for the extra 
power switches. In this scheme the ac current waveforms and the de voltage waveform 
are both improved. The de ripple voltage is re-rectified and added to the de output 
to improve the de output voltage waveform. The de ripple reinjection, the name 
used for the new concept, overcomes most of the difficulties mentioned above. There is 
no need to build a controllable current source supply; the amplitude of the reinjection 
current is automatically adjusted via the way that the fixed portion of the de current is 
used to form the reinjection current; the synchronization with the main power supply, 
frequency and the phase adjustments are automatically achieved via ripple controlled 
commutation of the added power diodes. 
The ripple reinjection concept was further developed by J. Arrillaga and M. Vill-
ablanca in early 90's, using some extra thyristors to generate a multi-level reinjection 
current. The amplitude of the multi-level reinjection current is matched to the op-
erating conditions, the frequency and phase are synchronized with the power supply 
through the added thyristor firing control and the ripple voltage under the natural com-
mutation. Based on the fixed amplitude relation between the de current and reinjection 
current the optimum harmonic reduction for all the operation conditions is ensured. 
As a result the ac current waveform and de voltage waveform are further improved, 
and 12-pulse, 18-pulse, 24-pulse, 36-pulse and 48-pulse equivalent high pulse conversion 
have been demonstrated in [60]-[67]. Therefore line commutated thyristor converters 
complemented by the ripple reinjection circuit are very effective and can be potential 
alternatives to multi-pulse conversion based on phase-shifted transformers [68, 69]. 
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An alternative solution to reduce the harmonic distortion was proposed by K. Oguchi. 
In his proposed converter configurations, the ac outputs of the bridges are combined by 
harmonic cancelling reactors instead of phase shift transformers. By adding some extra 
switches and harmonic cancelling reactors, multi-step voltage and current waveforms 
are obtained at the ac output terminals [29, 70]. Configurations for 18-step [71], 36-step 
[72], 60-step [73] and 48/72-step [74] have been proposed. 
1.3.2 Voltage and Current Reinjection ac-dc Conversion 
The voltage and current ratings of the self-commutated power switches (mainly GTO's 
and IGBT's) are advancing to those of the thyristors, and their switching on/off time 
is reduced to a few microseconds under rated voltage and current conditions. These 
switching devices can be used to generate the reinjection waveform without the limita-
tion of the natural commutation conditions. 
By using these switches to generate the required waveforms the reinjection concept 
can be extended to a variety of power converters, without the need for the ripple 
voltage to provide the commutating voltage; thus the voltage or current reinjection 
concept based on providing appropriate reinjection voltage or current waveforms to 
Lhe conventional bridges becomes a promising technique for harmonic reduction. By 
the combination of the reinjection, soft switching and multi-level conversion 
concepts the multi-level reinjection ac-dc conversion is a promising alternative 
for high power and high voltage applications. 
The original harmonic injection and ripple reinjection concepts were developed 
for harmonic distortion reduction and the third and ninth harmonic currents were found 
to be the most suitable injection currents [58], however this reference did not indicate 
the optimum injection current for harmonic cancellation. In references [65, 67], the 
reinjection current was determined with the help of a phasor diagram. Although these 
papers show that the harmonics of the modified waveform are reduced to a low level, 
they provide no theoretical explanation and evidence that the proposed reinjection 
waveform has been optimized subject to some specific restrictions. 
The reinjection conversion concept differs from the conventional ac-dc conversion 
in that the voltage or current supplied to each bridge is maintained constant; in the 
reinjection converter the voltage or current applied to the main bridges varies period-
ically, even though the de voltage or current remains constant. Therefore the varying 
reinjection waveforms applied to the bridges have to be optimized for the harmonic 
suppression and converter performance improvement. 
In this thesis the ideal reinjection waveforms for perfect harmonic cancellation are 
first derived; and then the fully symmetrical reinjection waveform approximations 
are proposed to simplify the requirements applied to the de voltage or current source. 
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For practical implementation and high performance the reinjection waveforms are ap-
proximated by multi-level fully symmetrical reinjection waveforms with or without zero 
voltage or current level for soft switching. These waveforms can be produced in two 
different ways: 
1. An ac voltage or current waveform is added both in the forward and reverse 
direction to the de voltage or current applied to the two main bridges respectively; 
2. A de voltage or current divider is controlled periodically to adjust the portion of 
the de voltage or current distributed to the two main bridges. 
In the first alternative the reinjection circuitry is powered by the de source and a 
reinjection transformer is used to isolate the reinjection waveform ac component from 
the de supply [75]-[78]. To simplify the reinjection transformer, the level number of 
this type of reinjection converters is limited; however this type of reinjection converter 
can still produce high pulse equivalent ac output waveforms due to the multiplicative 
effect of the current or voltage reinjection. ESEDS (minimization of Error Square 
and Error Derivative Square) symmetrical reinjection waveforms are used by this 
configuration without exact soft switching conditions but switching on-off under very 
low voltage or current stress. 
The second solution is based on the property that the fully symmetrical reinjection 
waveforms to the two main bridges add to a de waveform; therefore a de voltage or 
current controllable divider can be used to generate the reinjection waveforms for the 
two main bridges. The required reinjection waveforms are then approximated by the 
multi-level reinjection waveforms. The aim of the linear reinjection approximation 
is to use the same rating switches and capacitors (or equal turns windings). To achieve 
the soft switching, a zero level voltage or current is provided for a time interval, m 
which the main bridge switching actions take place. 
The provision of zero voltage switching condition in the MLVR-VSC (Multi-Level Volt-
age Reinjection Voltage Source Converter) enables the series connected switches of ev-
ery main bridge arm to be controlled synchronously without dynamic equal voltage 
sharing problems (the main difficulty of the direct series connected power switches 
being used in high power and high voltage applications). Thus the direct series con-
nected switches in the main bridges are of the same power rating and each of the 
main bridges operates as a conventional six-pulse converter. The simpler structure 
and control requirements of the main bridge make the converter system more compact 
and cost effective. Moreover, the lack of clamping for the direct series connection of 
power switches simplifies the addition of redundant switches to increase the converter 
reliability. 
Similarly the provision of zero current switching condition in the MLCR-CSC (Multi-
Level Current Reinjection Current Source Converter) enables the series connected 
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switches of every main bridge arm to be controlled synchronously as for the series 
connected thyristor arms of line commutated converters (in which the thyristors turn 
off after its current decreases to zero). Therefore the well developed techniques of thyris-
tor series connection used in high power conversion can be extended to the reinjection 
ac-dc self-commutated switch converters. 
The ac capacitors, required by self-commutated current source converters to absorb the 
inductive energy stored in ac side inductance during the switching off process, can be 
very large. Although their size can be reduced by using PWM techniques, the reduction 
factor is related to the switching frequency, which can not be very high for high power 
application. In general the main problem of self-commutated current source converters 
without zero current switching is their interfacing with the ac power system; that is 
why FACTS devices do not use self-commutated CSC (Current Source Converter) and 
HVDC prefers thyristor CSC to self-commutated CSC, although the self-commutated 
CSC can offer excellent performance. 
The provision of ZCS to the MLCR CSC makes it look like a thyristor converter as far 
as the interface with ac power system is concerned, but with four quadrant operation 
capability. Therefore the MLCR CSC could be a promising alternative for FACTS and 
HVDC transmission applications. 
1.4 THESIS OUTLINE 
This thesis consists of 9 chapters. The present chapter has given a brief review of the 
multi-level conversion, soft switching and the ripple reinjection concepts. The multi-
level voltage and current reinjection concept is also introduced briefly. 
Chapter 2 derives the ideal reinjection waveforms for 12-pulse and 6-pulse ac-dc 
conversion configurations based on the harmonic cancellation principles. The two ap-
proximations of the ideal reinjection waveforms under restriction of full symmetry are 
derived to simplify the requirement applied to the de voltage and current sources. 
The multi-level full symmetrical reinjection waveforms are proposed for practical 
implementations. 
Chapter 3 introduces and analyzes the multi-level reinjection VSC with a reinjection 
transformer based on the ESEDS reinjection waveform. The series and parallel 
connected bridge schemes are analyzed. 
Chapter 4, 5 and 6 are concerned with the MLVR-VSC (Multi-Level Voltage Rein-
jection Voltage Source converters). Chapter 4 describes the topological structures of 
the reinjection voltage generation circuits; Chapter 5 analyzes the voltage and current 
waveforms and the component ratings of the MLVR-VSC; Chapter 6 discusses the issue 
of the de capacitor voltage balance of the MLVR-VSC. 
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Chapter 7 describes the results of simulation studies of the MLVR-VSC and ESEDS-
VSC using the PSCAD /EMTDC package. The particular applications considered are 
the STATCOM for the MLVR-VSC and BTBVSCL (Back-To-Back VSC Link) for 
ESEDS-VSC respectively. 
Chapter 8 gives a brief description of the MLCR-CSC (Multi-Level Current Reinjec-
tion Current Source Converter). The possible topological structures and an example 
MLCR-CSC simulation study are presented. 




PRINCIPLES OF THE REINJECTION CONCEPT 
2.1 INTRODUCTION 
There are many applications requiring electrical power conversion from de to ac or from 
ac to de. The three phase converters formed by solid state self-commutated switches 
are widely used in the power range from a few kVA to more than lOOMVA. 
The converters are divided into the categories of Voltage Source Converters (VSC) and 
Current Source Converters ( CSC) based on their de side voltage and current charac-
teristics. The VSC de side voltage is stable and nearly constant, while the CSC de side 
current is stable and nearly constant. 
For high power applications parallel or series connections of the three phase bridges 
are adopted commonly. The de side voltage across a bridge (for VSC) or the de side 
output current from a bridge (for CSC) are maintained constant in the conventional 
configurations, because the de side voltage and current, or a portion of them, are 
directly applied to the bridges. The constant de voltage or de current are converted by 
the switching action in the bridges into ac voltage or current waveforms with a large 
amount of harmonic distortion. 
The reinjection concept differs from the conventional VSC or CSC in that the voltage 
applied, or the current supplied, to a bridge varies periodically even though the de volt-
age or current remains stable and almost constant. A periodically varying waveform is 
supplied to the bridge and used to shape the ac side voltage or current into the specified 
waveforms. High power converters consist of more than one full or half bridges, the 
most commonly used being the 6-pulse and 12-pulse configurations. In these configu-
rations the individual bridges are supplied by differently varying waveforms to obtain 
the specified ac voltage or current waveforms on their ac sides. By appropriate combi-
nations of these waveforms, under the ideal conditions, all the specified harmonics can 
be cancelled and thus sinusoidal waveforms provided at the converter system output 
terminals. 
Based on the reinjection concept the voltage or current waveforms applied to their main 
bridges are modified from constant to periodically varying, however these periodically 
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varying waveforms, the reinjection waveforms, need to be optimized subject to some 
specified restrictions. 
The Ideal Reinjection waveforms to achieve perfect harmonic cancellation are first 
derived for the 6-pulse and 12-pulse configurations respectively; to simplify the require-
ments applying to the de source, two approximations are made to the ideal reinjection 
waveforms, i.e. the fully symmetrical ESEDS (minimization of Error Square and Error 
derivation Square) and Linear Reinjection. 
Finally multi-level fully symmetrical reinjection approximations are made to the ESEDS 
and Linear Reinjection waveforms for practical implementation. From these multi-level 
reinjection waveforms a new concept, the Multi-Level Voltage or Current Rein-
jection conversion emerges. 
Based on this concept new schemes, the MLVR (Multi-Level Voltage Reinjection) VSC 
(Voltage Source Converters) and MLCR (Multi-Level Current Reinjection) CSC (Cur-
rent Source Converters), combine the reinjection and multi-level conversion concepts as 
well as soft switching techniques to provide a solution for high power ac-dc conversion. 
These new configurations produce high quality ac output waveforms with negligible 
harmonic distortion, low dV / dt and di/ dt stress on both ac and de sides, and reduce 
switching losses by using low switching frequency and soft switching; and thus are 
suitable for high voltage and high power applications. 
2.2 ANALYSIS OF HARMONIC CANCELLATION CONDITIONS 
The power switches in every arm of the six-pulse converter are switched to on state 
for one third of the fundamental period (120° pattern) or for half the period (180° 
pattern). 
Because the condition in which both arms of a bridge leg are off-state causes uncertainty 
in the output voltage, the 180° pattern is used by most VSC's. Because the power 
switch can only keep in on-state under forward voltage, and the two power switches 
connected to a common node can not be in on state at the same time, the 120° pattern 
is used by the most CSC's. The following analysis is therefore developed under the 
120° and 180° switching patterns for CSC and VSC respectively. 
2.2.1 Harmonic Cancellation for 12-pulse VSC 
The bare 12-pulse VSC configuration, shown in Figure 2.1, consists of two three phase 
full bridges and two interface transformers. The two interface transformers are com-
monly arranged in Y/Y and Y/6. connections, and their primary windings (ac power 
side) are connected in series to produce an ac output voltage which is the sum of the 
two interface primary winding voltages. The turns ratios are kn : 1 and kn : J3 for the 
Y/Y and Y/b. connection transformers respectively. In Figure 2.1 the GTO symbols 
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represent ideal power switches with bidirectional blocking and unidirectional current 
passing ability, the diodes are ideal diodes and the interface transformers are ideal 
transformers. 
St:,.3 
'lA 'lB ic 
Vyt:,.(wt) 




Figure 2.1 The 12-pulse VSC configuration 
The voltages supplied to the de terminals are Vyy (wt) and Vy t:,. (wt) for the bridges 
connected to the Y/Y and Y / b. connected transformers respectively. The 180° pattern 
is used to fire the two bridges: 
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arm Sy1 is switched to on-state at wt= · · · , 0, 2x, 4x, · · ·, 
and arm Sy4 at wt= · · · , x, 3x, 5x, · · ·. 
Similarly arm SM is switched to on-state at wt=··· , x/6, 13x/6, 25x/6, · · ·, 
and arm S ~4 at wt = · · · 7x/6 19x/6 317r/6 .. · ' ' ' ' . 
The secondary winding voltages of the two interface transformers on the bridge side 
are given by 
Vyy(wt)/3 O<wt<x/3 
2Vyy(wt)/3 x/3 <wt< 2x/3 
Vya(wt) = 
Vyy(wt)/3 2x/3 <wt< 7r 
-Vyy(wt)/3 7r <wt< 4x/3 
(2.1) 
-2Vyy(wt)/3 4x/3 <wt< 5x/3 
-Vyy(wt)/3 5x/3 <wt< 27r 
0 0 <wt< x/6 
Vy~(wt) x; 6 < wt < sx; 6 
V~a(wt) = 0 5x / 6 < wt < 7 x / 6 (2.2) 
-Y}r~(wt) 7x/6 <wt< llx/6 
0 ll7r /6 < wt < 2x 
If Vyy(wt) = Vdc + Aym cos(mwt) + Bym sin(mwt) 
Vy~(wt) = Vdc + A~m cos(mwt) + B~m sin(mwt), 
the Fourier components of the Y /Y connected transformer secondary winding voltage 
Vya(wt) are given by 
7r TT ( ) l 2" T;: ( ) 2 vyy wt . 3 vyy wt . 
VY an= -[ { sm(nwt)dwt + sm(nwt)dwt] 
7r Jo 3 'fI_ 3 
3 
= VdcYan + "VcasYan + VsinYan (2.3) 
TT _ 4[1- (-1rJTT 2 (rm) 
VdcYan - 3nx Vdc cos G (2.4) 
V, y _ 37r n~-m~ n+m 3 n-m 3 I (2.5) 
{ 
~[1_-(~--l)'=n_+m_]~A~Ym=[~ + _1_ cos(-(n_+m_)_7r)+-1- cos(-(n_-m_)_7r)J (7n __j_ n) 
cos an- O ( m = n) 
{ 
[1+(-l)n+rn]B [ 1 . ((n+m)7r) 1 . ((n-m)7r)J 
V:. _ 37r Ym n+m Sln - 3- - n-m Sln 3 
sinYan - 1 B [47r (-l)rn . (m7r)J 
37r y m 3 - 2m Slll 3 
(m # n) 
(m = n) 
(2.6) 
Similarly the Fourier components of the Y / b.. connected transformer secondary winding 
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voltage Vt-..a(wt) are given by 
215; 
Vt-..an = - Vyt-,.(wt) sin(nwt)dwt = 
7r 7r 
6 
VdcL'-..an + VcosL'-..an + YsinL'-..an 
V, _ 7r L:-..m n+m cos, 6 n-m cos, 6 
{ 
[l-(-l)n+m] A l'_l_ ( (n+m)n)' +· _1_ ( (n-m)nJ'] 
cosnan - 0 
{ 
[1+(-l)n+m]B [-1- . ((n+m)7r)- _1_ . ((n-m)7r)] 
V: . _ 7r nm n+m Sln 6 n-m Sln 6 
sinnan - 1 B [271" 1 . (m7r)] 
:;r·t-..m3+m,sm 3 
(mi= n) 





(mi= n) (2.10) 
(m = n) 
The three components of VYan(equation 2.3), i.e. VdcYan (corresponding to the bridge 
voltage de component Vdc), VcasY an (corresponding to the bridge voltage ac compo-
nent Aym cos(mwt)) and YsinYan (corresponding to the bridge voltage ac component 
Bym sin(mwt)) given by equations 2.4 to 2.6 possess the following characteristics. 
The Fourier expression of VdcY an indicates that the harmonics produced by the de 
component are of orders n = 6l ± 1 (l = 1, 2, · · · ). ·~ 
The harmonic spectrum of VcasY an depends on the frequency of the corresponding 
bridge voltage component Aym(mwt); if m = 6k (k = 1, 2, · · · ), 
[1 - (-lrJ 2n 1 n7r 1 n7r 
VcasYan = 37r Aym[n2 - 36k2 + n + 6k cos( 3-) + n - 6k cos( 3 )] 
[1-(-lrJ 2n 2n n7r 
37r Aym[n2 - 36k2 + n2 - 36k2 cos( 3 )] 
_ 4n[l - (-lrJ A 2(rm) 
- 2 2 YmCOS -37r(n - 36k ) 6 
(2.11) 
Equation 2.11 indicates that its harmonic components are of the same orders as those of 
VdcYan· This means that by choosing the appropriate amplitude of Aym cos(mwt) and 
frequency factor m = 6k (k = 1, 2, · · · ), the harmonic components of the secondary 
winding voltage part VdcYa(wt) can be modified, i.e. harmonics of some orders can be 
decreased while those of other orders increased. 
VsinYan, contains even order harmonics, which is undesirable, and therefore the voltage 
across the bridge connected to the Y /Y transformer will not include the component 
Bym sin(mwt). 
Similarly, the three components of Vt-..an, i.e. VdcL'-..an (corresponding to the bridge 
voltage de component Vdc), Vcast-..an (corresponding to the bridge voltage ac compo-
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nent Atlm cos( mwt)) and Vsintlan (corresponding to the bridge voltage ac component 
Btlm sin(mwt)) given by equations 2.8 to 2.10 possess the following characteristics. 
The Fourier expression of Vdctlan indicates that the harmonics are of orders n = 6l ± 1 
(Z=l,2, .. ·). 
The spectrum of Vcastlan depends on the frequency of the corresponding bridge voltage 
component Allm(mwt); if m = 6k (k = 1, 2, · · · ), 
[1- (-lrl (-l)k mr (-l)k mr 
Vcastlan = 7r Allm[n + 6k cos( 6) + n - 6k cos(5 )] 
(-l)k[l - (-lrJA [ 1 1 l (rrn) 
tlm + COS -
7r n + 6k n - 6k 6 
_ 2n(-l)k[l - (-1rJ A (n7r) 
- 7r(n2 - 36k2) flmCOS 6 (2.12) 
Equation 2.12 indicates that its harmonic components are of the same orders as those of 
Vdctlan· This means that by choosing the appropriate amplitude of Atlm cos(mwt) and 
frequency factor m = 6k (k = 1, 2, · · · ), the harmonic components of the secondary 
winding voltage part Vdclla(wt) can be modified , i.e. harmonics of some orders can be 
decreased while those of other orders increased. 
Vsintlan also contains even order harmonics, and therefore the voltage across the bridge 
connected to the Y / 6... connection transformer will not include the component Btlm sin(niwt). 
In the conventional 12-pulse configuration the harmonics of order n = 6(2Z - 1) ± 1 
(l = 1, 2, ···)of the Y/Y and Y/6... interface transformer winding voltages Vya(wt) and 
Vlla(wt) are out of phase by 180°; while the harmonics of order n = 12l±l (l = 1, 2, · · ·) 
are in phase. If the voltage across the bridge connected to the Y /Y transformer is 
00 
Vyy(wt) = Vdc + L Ayk cos(6kwt) 
k=l 
and the voltage across the bridge connected to the Y / 6... transformer is 
00 




and if the corresponding winding voltages Vya(wt) and Vlla(wt) only include harmonics 
of order n = 6(2Z - 1) ± 1 (Z = 1, 2, · · · ), then the combination of the winding voltages 
on the interface transformer primary side will produce harmonic distortion-free volt-
age waveforms. To achieve this goal the relation between the de component and ac 
components of the bridge voltages is given by the equations 
~ AYk Vdc 
Lt (12Z ± 1)2 - 36k2 - (12l ± 1)2 
k=l 
l = 1, 2, ... (2.15) 
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~ (-l)kA,0.k Vdc 
L..t (12Z ± 1)2 - 36k2 - (12Z ± 1)2 
k=l 
21 
l = 1,2, ... (2.16) 
For the cancellation of the primary side harmonics of orders n = 6(2Z - 1) ± 1 (l = 
1, 2, .. · ), the relation (-l)k A,0.k = AYk (k = 1, 2, · · ·) must be satisfied. Therefore 
the condition for harmonic cancellation in the 12-pulse reinjection VSC is simplified to 
that of Equation 2.15. 
2.2.2 Harmonic Cancellation for 12-pulse CSC 
The 12-pulse CSC configuration, shown in Figure 2.2, consists of two three phase full 
bridges and an interface transformer connected in Y/(6. - Y) or 6./(6. - Y) (i.e. the 
secondary Y and 6. windings are connected to the two three-phase bridges individually). 
In Figure 2.2 the GTO symbols represent ideal switches with bidirectional voltage 
blocking and unidirectional current passing ability; the interface transformer is also 
ideal, the turns ratios being kn : 1 and kn : J3 for the ac system side windings to the 
Y connection windings and 6. connection windings respectively. 
The currents supplied to the Y and ~ connected bridges from their de sides are denoted 
IBy(wt) and In,0.(wt) respectively. The 120° pattern is used to control the firing of the 
bridges, arm S,0.6 being switched to on-state at wt = 0, 27r, 47r, · · · and switched to 
off-state at wt= · · · , 27r /3, 87r /3, l47r /3, · · ·. Similarly arm S,0.1 is switched to on-state 
at wt=··· , 7r/3, 77r/3, l37r/3, · · · and to off-state at wt=··· , 7r, 37r, 57r, · · ·. 
The currents in the two secondary windings of the interface transformer on the bridge 
de sides are given by 
IB,0.(wt)/3 O<wt<K/3 
2IB,0.(wt)j3 7r/3 <wt< 27r/3 
I,0.a(wt) = 
IB,0. (wt) /3 27r/3 <wt< 7r 
-IB6(wt)j3 7r <wt< 47r/3 
(2.17) 
-2IB,0.(wt)j3 47r/3 <wt< 57r/3 
-IB,0. (wt)/3 57r/3 <wt< 27r 
0 0 <wt< 7r/6 
fBy(wt) 1f / 6 < wt < 57r / 6 
fya(wt) = 0 57r /6 < wt < 77r /6 (2.18) 
-JBy(wt) 77r /6 <wt < lb /6 
0 l17r/6 <wt< 27r 
By comparing Equations 2.1and2.2 with Equations 2.17 and 2.18, and using the duality 
existing between VSC and CSC, the analytical results for the 12-pulse reinjection VSC 
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St::,.1 
Figure 2.2 The 12-pulse CSC configuration 
can be extended to 12-pulse reinjection CSC. Therefore if the current supplied to the 
bridge connected to Y connection windings is 
00 
IBy(wt) =Ide+ L AYk cos(6kwt) 
k=l 
and the current supplied to the bridge connected to 6. connection windings is 
00 




The corresponding winding currents Iya(wt) and It::,.a(wt) only include harmonics of 
orders n = 6(2Z - 1) ± 1 (l = 1, 2, · · · ). Thus the ac side winding current is the 
combination of the currents coupled from the converter side winding currents, and by 
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the cancellation of the harmonics of order n = 6(2Z - 1) ± 1 (Z = 1, 2, · · ·) a harmonic 
distortion-free current waveform is achieved at the output terminals. To obtain this 
ideal waveform the relation between the de and ac components of the bridge currents 
are given by the equations 
00 (-l)kAYk 
~ (12Z ± 1)2 - 36k2 (12Z ± 1)2 l = 1, 2, ... (2.21) 
~ A~k Ide 
6. (12l ± 1)2 - 36k2 - (12l ± 1)2 
k=l ' . ' . 
l = 1,2, ... (2.22) 
2.2.3 Harmonic Cancellation for 6-pulse CSC 
To simplify the description the 6-pulse CSC configuration is treated as two 3-phase 
half bridges and an interface transformer connected in 6. / (Y - Y) (the secondary Y 
windings connected to the two three phase half bridges individually). Figure 2.3 shows 
this configuration. The primary windings are connected in 6. to form a free path 
for triplen harmonic currents, and the line current, which is the sum of two winding 
currents, should become a harmonic free waveform by the perfect harmonic cancellation. 
The currents supplied to the two half bridges from the de side are IBPY(wt) and 
IBNY(wt) respectively. The 120° pattern is used to control the firing of the switches in 
the two half bridges. If arm 81 is switched to on-state at wt = · · · , -1f /3, 51f /3, 111f /3, · · · 
and to off-state at wt = · · · , 1f /3, 71f /3, 131f /3, · · ·, and arm 84 is switched to on-state at 
wt = · · · , 21f /3, 81f /3, 141f /3, · · · and to off-state at wt = · · · , 41f /3, 101f /3, 161f /3, · · ·, 
lpa and 1Na, the currents in the interface transformer windings, are given by 
fpa(wt) = { 
0 -41f /3 <wt< -1f /3 
JBPY(wt) -1f/3 <wt< 7r/3 
0 7r/3 <wt< 57r/3 
(2.23) 
INa(wt) = { 
0 -21f/3 <wt< 21f/3 
IBNY(wt) 21f/3 <wt< 41f/3 
0 41f/3 <wt< 87r/3 
(2.24) 
If IBPY(wt) =Ide+ Apym cos(mwt) + Bpym sin(mwt) 
and IBNY(wt) =Ide+ ANYm cos(mwt) + BNYm sin(mwt), 
the Fourier components of the converter side phase current Ipa(wt) are given by 
I 17r/
3 
[Ide+Apymcos(mwt) ( ) Bpymsin(mwt). ( )]d 
Pan= cos nwt + sm nwt wt 
-1r /3 1f 1f 
= IdePan + IeosPan + IsinPan n= 1,2,·· · (2.25) 
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Figure 2.3 The 6-pulse CSC configuration 
where 
~I sin('!!:!!..) mr de 3 n= 1,2,· · · 
n=O 
I -; PY m n+m Sln 3 n-m Sln - 3-
{ 
1 A [ 1 · ( (n+m)7r) + 1 · ( (n-m)7r)] 
cosPan = 1 1 ( + ) 
;:APYm[n+m sin( n ;1 'Ir)+ J] 
{ 
1 B [ 1 · (n-m)7r 1 · (n+m)7r] - PY -- Slll - -- Slll --J . _ 7r m n-m 3 n+m 3 
sinPan - 1 B ['Ir 1 . (n+m)7r] 
7f PYm 3 - n+m Slll 3 
(m =/= n) 
(m = n) 
(m =/= n) 
(m= n) 





[Iac+ANYm cos(mwt) ( ) BNYm sin(mwt) . ( )] d 
Nan = cos nwt + sm nwt wt 




= IacNan + IcosNan + IsinNan n = 1, 2, . . . (2.29) 
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where 
JdcNnn ~ { 
2(-l)n I • (n7r) n:rr- de Slll 3 n = 1,2, · · · 
n=O 
{ 
lB [(-1r-m . ((n-m)7r) (-l)n-m . ((n+m)7r)] 
7i NY m n-m Slll 3 - n+m Slll 3 
fsinNan = lB [7r (-l)n+m , ((n+m)7r)] 
7i NYm 3 - n+m Slll 3 
25 
(2.30) 
(m =f- n) (2.31) 
(m = n) 
(m =f- n)(2.32) 
(m = n) 
The three components of I Pan in equation 2.25, i.e. IdePan (corresponding to the bridge 
current de component Ide), IcosPan (corresponding to the bridge current ac compo-
nent Apy m cos( mwt)) and IsinPan (corresponding to the bridge current ac component 
Bpym sin(mwt)) given by Equations 2.26 to 2.28 possess the following characteristics. 
The Fourier expression of IdePan indicates that the harmonics are those excluding the 
orders n = 3l (l = 1,2, · · · ). 
The spectrum of IeosPan depends on the frequency of the corresponding bridge side 
reinjection current component Apym cos(mwt); if m = 3k (k = 1, 2, · · · ), 
{ 
lA [(-l)k · (n7r) (-l)k · (n7r)] 
7f PY m n+3k Slll 3 + n-3k Slll 3 
IcosPan = 
i A [(-1)k . (n1f) 7r] 
7i PYm n+3k Slll 3 + 3 
{ 
(-l)kA 2n · (n7r) = -7r- PY m n2_gk2 Slll 3 
APYm -3-
(m =f- n) 
(m = n) 
(n =f- m) 
(n = m) 
(2.33) 
Equation 2.33 indicates that its spectrum consists of the same harmonic orders as 
those of IdePYan except for the orders n = m = 3k. That implies that by choosing 
the appropriate amplitude of Aym and a frequency factor m = 3k (k = 1, 2, ···),the 
harmonics of the winding current part IdePa(wt) can be modified by the part IcosPa(wt). 
The IsinPan term generated by the bridge current component Bpym sin(mwt), can not 
reduce any harmonics of the winding current IdePa(wt) because all the harmonics of 
the same order are out of phase by 90°. 
Similarly, the three components of IN an, i.e. IdeN an (corresponding to the bridge 
current de component Ide), IcosNan (corresponding to the bridge current ac compo-
nent ANYm cos(mwt)) and IsinNan (corresponding to the bridge current ac component 
BNYm sin(mwt)) given by Equations 2.30 to 2.32 possess the following characteristics. 
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The Fourier expression of IdeNan indicates that the IdeNan harmonics are those exclud-
ing the orders n = 3l (l = 1, 2, · · · ). 
The spectrum of IeasNan depends on the frequency of the corresponding bridge current 
component ANYm cos(mwt); if m = 3k (k = 1, 2, · · · ), 
{ 
lANY [(-l)n sin(!!:B:) + (-l)n sin(n7r)] 
7r m n+3k 3 n-3k 3 
IeosNan = 
lA [(-l)n · (n7r) 7r] 
7r NYm n+3k Slll 3 + 3 
{ 
(-l)nA 2n · (n7r) = -7[- NYmn2-9k2 Slll 3 
ANYrn -3-
(n-/= 3k) 




Equation 2.34 indicates that its spectrum consist of the same harmonic order compo-
nents as those of IdeNan· That means that by choosing the appropriate amplitude of 
ANYm and a frequency factor m = 3k (k = 1, 2, · · · ), the harmonics of the winding 
current part IdeNa(wt) can be modified too. 
The term IsinNan caused by the bridge current component Bw:t'msin(mwt), can not 
reduce the harmonic amplitude of the winding current component IdeNa due to their 
harmonics of the same orders being out of phase by 90°. Therefore the bridge reinjection 
current will not include component BNYm sin(mwt). 
Based on the analysis above, to ensure harmonic cancellation, if the currents supplied 
to the two bridges are 
00 
IBPY(wt) Ide+ L ApYk cos(kwt) (2.35) 
k=l 
00 
IBNY(wt) Ide+ L ANYk cos(kwt) (2.36) 
k=l 
the Fourier components of the winding currents Ipa(wt) and IN a( wt) are given by 
( ) 1 ~ 2Ide . (n7r) ( ) Ipa wt = 3Ide + ~ n7r Slll 3 cos nwt 
n=l 




( )k A l 00 A + n=~o;f3k ~ 7r(n2 _ 9k2 ) sin T cos(nwt) + ~ - 3 - cos(3kwt) (2.37) 
( ) 1 ~ 2(-lride . (nJr) ( ) INa wt = 3Ide + ~ n7r sm 3 cos nwt 
~ [~ 2(-lrnANYk . n7r l ~ ANYk + n=.f;:-#
3
k ~ 7r(n2 _ 9k2 ) sm( 3) cos(nwt) + ~ - 3 - cos(3kwt) (2.38) 
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By comparing Equations 2.37 and 2.38, as the primary winding current is hA(wt)/kn = 
Jpya(wt) - INYa(wt) (kn being the turns ration of the interface transformer), this 
current will not include a de component or even order harmonics, if ANYk = -Apyk for 
k = (2j-1) (j = 1, 2, ···);while ANYk = ApYk fork= 2j (j = 1, 2, ···);i.e. when k is 
an odd number, the phase displacement between Apyk cos(3kwt) and ANYk cos(3kwt) 
is 180°; and if k is an even number, ApYk cos(3kwt) and ANYk cos(3kwt) are in phase. 
Under the conditions of ANYk = -ApYk fork= (2j - 1) (j = 1, 2, · · · ), and ANYk = 
Apyk fork= 2j (j = 1, 2, ···),the primary winding current I~A(wt) is given by 
I~A(wt)/kn = Jpya(wt) - INYa(wt) 
~2[1-(-l)k]APYk Loo 2[1-(-lrl mr 





~ [~2n[l-(-lrJ(-l)kAPYk. (nn) ( )] + D D [ 2 k2] sm - cos nwt nn -9 3 
n=l,n#3k k =1 
(2.39) 
If the last two parts in Equation 2.39 cancel each other, i.e. 
(l=l,2, ... ) (2.40) 
the primary winding current I~A(wt) only includes the triple harmonics of orders n = 
3(2j -1) (j = 1, 2, · · · ). Because the triple harmonics in balanced three phase system 
are all in phase, the output current, I~A(wt), i.e. the primary side line currents of the 
interface transformer are pure sinusoidal fundamental waveforms. Equation 2.40 is the 
harmonic cancellation condition for 6-pulse reinjection CSC. 
2.2.4 Harmonic Cancellation for 6-pulse VSC 
The 6-pulse reinjection VSC configuration, shown in Figure 2.4, consists of an extra 
3-phase bidirection controllable half bridge, a three phase full bridge and an interface 
transformer which is connected in Y/Y. The extra three phase half bridge is added 
to short circuit the secondary windings to provide zero voltage across the secondary 
windings while both arms in a phase leg are in off-state. The secondary windings of 
the interface transformer are connected in Y to provide a common terminal for the 
application of the reinjection voltage across the three windings simultaneously. The 
priniary windings are also connected in Y to produce line voltages which are the sum 
of two winding voltages and thus cancel the harmonics in the phase winding voltages. 
The three phase full bridges can be treated as two half bridges which control the 
de voltage applied to the secondary windings in the forward and reverse directions, 
i.e. the controllable power switches in these two half bridges forces the secondary 
windings to be connected to either terminals of the de side voltage sources (VBPY(wt) 
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Figure 2.4 The 6-pulse VSC configuration 
and VBNY(wt)). When the two controllable switches in one leg are in off-state, the free 
wheeling diodes will provide the current path for the winding current; however when 
the winding current is zero, the winding will be in the open-circuiting state. When the 
windings are connected by the free wheeling diodes, there are two possible free wheeling 
paths and the open-circuiting state for the secondary windings will cause uncertainty 
in the winding voltage. To eliminate this uncertainty the power switches in the extra 
half bridge are used to short-circuit the secondary windings to force the voltages across 
the windings to be zero. 
The de side voltage sources denoted VBPY(wt) and VBNY(wt) are controllable voltage 
sources. The 120° pattern is used to fire the power switches in the two half bridges, 
whereas the 60° pattern is used to fire the bidirectional GTO pairs in the extra half 
bridge. 
If the switch arm 81 is switched to on-state at 
wt= · · · -7r/3 57r/3 lb/3 .. · ' ' ' ' 
and to off-state at 
wt = · · · , 7r /3, 77r /3, l37r /3, 
the switch arm 84 is switched to on-state at 
wt = · · · , 27r /3, 87r /3, l47r /3, 
and to off-state at *5pt 
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wt = · · · , 41f /3, 101f /3, 161f /3, 
the bidirectional GTO pair 87 is switched to on-state at 
wt = · · · , -21f /3, 1f /3, 41f /3, 71f /3, 
and to off-state at 
wt = · · · , -1f /3, 21f /3, 51f /3, 81f /3, 
Vpa and VNa, the forward and reverse voltages across the secondary winding phase 'a' 
of the interface transformer, are given by 
Vp.(wt) = { 
0 -41f /3 < wt < -1f /3 
VBPY(wt) -1f/3 <wt< 7r/3 
0 7r/3 <wt< 57r/3 
(2.41) 
VNa(wt) = { 
0 -27r/3 <wt< 27r/3 
-VBNY(wt) 27r/3 <wt< 47r/3 
0 47r/3 <wt< 87r/3 
(2.42) 
By comparing Equations 2.41 and 2.42 with Equations 2.23 and 2.24, based on the 
duality between VSC and CSC, the analysis results for the 6-pulse reinjection CSC can 
be extended to the 6-pulses reinjection VSC. Therefore if the voltage applied to the 
two half bridge converters are 
00 








the primary winding voltage VA only includes triple harmonics of orders n = 3(2j -
1) (j = 1, 2, · · · ). Thus for the balanced 3-phase system the output voltages, VAB = 
VA - VB, VBe = VB - Ve, VeA = Ve - VA, i.e. the line voltages are harmonic free 
waveforms. To achieve these results the harmonic cancellation condition is also 
~ (-l)kAPYk Vdc 
D (6Z ± 1)2 - 9k2 - (6Z ± 1)2 
k=l 
(l = 1, 2, ... ) (2.45) 
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2.3 REINJECTION WAVEFORMS FOR 12-PULSE SYSTEM 
2.3.1 Ideal Reinjection for 12-Pulse System 
Based on the analysis of the previous section, the harmonic cancellation condition of 
the 12-pulse reinjection conversion system is in the same form for VSC and CSC, thus 
by using l\1dc as the de source level instead of Vdc and Ide it can be written as 
~ AYk/ l\1dc 1 
D (12l ± 1)2 - 36k2 - (12l ± 1)2 
k=l 
l = 1, 2, ... (2.46) 
which constitute a set of linear algebraic equations [i.e. an infinite number of equations 
(l = 1, 2, · · · )] for determining infinite variables (Ak = AYk/l\1dc k = 1, 2, · · · ). 
In practice the very high order harmonics are negligible and thus the number of equa-
tions can be reduced. If the harmonics in the output waveform of orders higher than 
(12m+ 1) are ignored, the equation number is reduced to 2m. With these 2m equations, 
the 2m or less variables (Ak, k = 1, 2, · · · , n s 2m) can be determined. 
The numerical solutions of Ak, k = 1, 2, · · · , n s 2m for a sufficiently large value of the 
number m can be approximately expressed by the explicit formulas below. 
A _ AYk _ 2[2(-l)k -V3] 14.9282(-l)k -12.9282 
k - l\1dc - (2 - yl3)(36k2 -1) ~ 36k2 -1 k = 1,2, ... (2.47) 
and 
A~k = (-llAYk ~ 14.9282 - 12.9282(-l)k 
l\1dc l\1dc 36k2 - 1 
k = 1,2, ... (2.48) 
Based on the numerical results of Ak, the normalized reinjection voltage or current 
waveforms, Xy(x) = 1 + L.::~1 Ak cos(6kx) and X~(x) = 1 + L.::~1 (-l)k Ak cos(6kx) 
applied or supplied to the Y-connection and .6.-connection bridges are shown in Figures 
2.5 (a) and (b) respectively. 
The two waveforms possess the following important characteristics: 
1. Zero values appear at the points where the switches in the bridge are turned on 
and off; 
2. The derivatives of the waveforms are limited, particularly around the zero· values 
where the power switches change their states; 
3. The two waveforms add to a de level with very low amplitude ripple as shown in 
Figure 2.5( c). 
The first characteristic indicates the possibility of achieving ZVS (zero voltage switch-
ing) or ZCS (zero current switching). The second ensures operation at low dV / dt 












(a). ~(x) The Ideal Reinjection Waveform for Y-Bridge 
60° 120° 180° 240° 300° 
(b). X"" (x) The Ideal Reinjection Waveform for A-Bridge 
60° 120° 180° 240° 300° 
(c). ~(x)+X"" (x) The Required DC Source for the Ideal Reinjection 
60° 120° 180° 240° 300° 
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or dI / dt conditions. The third implies that the two bridges must be supplied by a de 
source with a specified controllable ripple. However in practice it is difficult to generate 
such ripple and thus further simplification is needed. 
Assuming that the ideal reinjection waveforms can be supplied to the two bridges, the 
voltage waveforms of the 12-pulse Voltage Reinjection converter are shown in Figure 
2.6, where 
• (a) Vyy /Vdc, Voltage ratio between the voltage across the Y /Y connection bridge, 
Vyy, and its mean voltage Vdc; 
• (b) Vy 6./Vdc, Voltage ratio between the voltage across the Y / b. connection bridge, 
Vy 6., and its mean voltage Vdc; 
• ( c) Vy a/Vdc, Voltage ratio between the ac output voltage of the Y /Y connection 
bridge, Vy a, and its de side mean voltage Vdc; 
• ( d) Vb..a/Vdc, Voltage ratio between the ac output voltage of the Y / b. connection 
bridge, Vy a, and its de side mean voltage Vdc; 
• ( e) VA/[kn VdcJ, Voltage ratio between the ac output voltage of the MLVR sys-
tem VA, and the normalized voltage kn Vdc (kn is the turns ratio of the interface 
transformer); 
• (f) The spectrum of the output voltage VA. 
The Waveforms in Figure 2.6 show that the two bridge ac output waveforms contain 
harmonics, but the converter system ac output waveform is pure sinusoidal due to the 
harmonic cancellation of the two bridge output waveforms. 
The current waveforms of the Current Reinjection converter can be directly obtained 
from Figure 2.6 by the duality between the VSC and CSC. 
2.3.2 Symmetrical Reinjection for 12-pulse System 
To overcome the difficulty of providing a ripple controllable de power source the rein-
jection waveform has to be fully symmetrical. The reinjection waveforms in Figures 
2.5 (a) and (b) are symmetrical about the vertical axis, but not about any one of the 
cross points of the waveform with its de average. Therefore the sum of the reinjection 
waveforms to the Y and to the b. connection bridges is not a constant de. The use 
of fully symmetrical waveforms with minimum errors with respect to the ideal reinjec-
tion waveforms will simplify the requirement applied to the de supply without causing 
significant harmonic distortion at the converter ac output. 
Based on the conditions of minimizing the harmonic distortion and simplifying the 
practical implementation, the following two types of waveforms are derived. 
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Figure 2.6 The Voltage Waveforms of 12-pulse VSC with Ideal Reinjection 
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• A waveform that minimizes the integration of the error square and the error 
derivative square (ESEDS), is the optimal approximation of the ideal reinjection 
waveform under the symmetry restriction. 
• A linearly raising and linearly falling waveform, which provides constant deriva-
tive and linear voltage or current increment and decrement, is the simplest for 
practical implementation. 
The ESEDS symmetrical waveform, Xy 8 (x), is obtained by solving the minimization: 
min { f /6 [[Xy(x) - Xy,(x)]' + ( d[Xv(x) ~Xv,(x)]) '] J, 
+ .t6 [[XL>(x) - X",(x)]2 +( d[X6(x) d~ X",(x)]) '] dx} 
under the conditions of symmetry and area equality between the two groups of curves, 
i.e. 
Xy 8 (x) + XLls(x) = 2 for 0<x<7r/6; 
and 
r112 r112 
Jo Xys(x)dx =Jo Xy(x)dx, 1
rr/6 1rr/6 
Xy 8 (x)dx = Xy(x)dx, 
rr/12 rr/12 
r112 r112 
Jo XLls(x)dx =Jo XLl(x)dx, 1
rr/6 1rr/6 
XLls(x)dx = XLl(x)dx 
rr /12 rr /12 
Based on the numerical results of the symmetrical waveforms, X y s and XLls the Fourier 
components of the ESEDS symmetrical waveform Xy 8 (x) is approximately given by 
an explicit formula 
A _ (7+4J3)[1-(-llJ,...., 13.9282[1-(-l)k] 
ESEDSk - (36k2 - 1) ,...., 36k2 - 1 k = 1,2, ... (2.49) 
Waveform Xy 8 (x) is shown in Figure 2.7(a) and waveform XLls can be obtained by the 
application of the 30° phase displacement between them. 
The linear symmetrical waveform is shown in 2.7(b), its spectrum given by 
A 
- 4[1- (-l)k],...., 0.4053[1- (-l)k] 
LINk - 2 2 ,...., 2 k 1f k 
k = 1,2, ... (2.50) 
It is clear that the ESEDS symmetrical waveform is very close to the linearly rising 
and linearly falling waveform. 
Figure 2.7(c) shows that the difference between the ESEDS symmetrical waveform 
Xy 8 (x) and the linear symmetrical waveforms is very small, the maximum absolute 
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value being below 0.025. Therefore the simple and easy to implement linear symmetrical 
waveform, is a favourable approximation for the reinjection conversion. 
The ESEDS and Linear Symmetrical Reinjection waveforms shown in Figure 2.7 (a) 
and (b) not only possess the advanced characteristics of the ideal reinjection waveforms 
( limited rising and falling derivative and starting from and stopping at zero values) but 
also can be supplied by a constant de power source. The cost of the approximation is 
a slight harmonic distortion at the converter ac output terminals. The harmonic spec-
trum and the THD (total harmonic distortion) for the ESEDS symmetrical reinjection 
waveforms are given by the following expressions. 
1 7r(2+v'3) 
VAsym-n - m - 12(12k±2) 




12k ± 1 12k ± 2 
n = 12k ± 1, k = 1,2, ... 
THD17Asym = 
2(2 + V3)7r2 - 1 ~ 1.01677873 
72 + 7r(7r - 3)(2 + V3) 
(2.51) 
(2.52) 
When tho ESEDS symmetrical reinjection waveforms are supplied to the two bridges, 
the 12-pulse MLVR converter voltage waveforms are shown in Figure 2.8, where 
• (a) Vyy /Vdc, Voltage ratio between the voltage across the Y/Y connection bridge, 
Vyy, and its mean voltage Vdci 
• (b) Vy t::./Vdc, Voltage ratio between the voltage across the Y / .6. connection bridge, 
Vy t::., and its mean voltage Vdci 
• ( c) Vy a/Vdc, Voltage ratio between the ac output voltage of the Y /Y connection 
bridge, Vya, and its de side mean voltage Vdci 
e ( d) Vci.a/Vdc, Voltage ratio between the ac output voltage of the Y / .6. connection 
bridge, Vya, and its de side mean voltage Vdci 
• (e) VA/[kn VdcJ, Voltage ratio between the ac output voltage of the MLVR sys-
tem VA, and the normalized voltage kn Vdc (kn is the turns ratio of the interface 
transformer); 
• (f) The spectrum of the output voltage VA. 
The harmonic spectrum and the THD (total harmonic distortions) for the linear sym-





n = 12k ± 1, k = 1,2, ... (2.53) 
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Figure 2. 7 The ESEDS and Linear Symmetrical Reinjection Waveforms 










Voltage Waveforms of 12-pulse VSC with ESEDS-Symmetrical Reinjection 
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Figure 2.8 Voltage Waveforms 12-pulse VSC with ESEDS Reinjection 
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THDvAZin = 
00 1 00 1 
:L (12k -1)4+:L(12k+1)4 
k=l k=l 
7r4 ( 40 + 23v'3) 
8 x 12 x 81 - 1 Roi 1.05532% (2.54) 
When the linear symmetrical reinjection waveforms are supplied to the two bridges, 
the 12-pulse MLVR converter voltage waveforms are shown in Figure 2.9, where 
• (a) Vyy /Vdc, Voltage ratio between the voltage across the Y /Y connection bridge, 
Vyy, and its mean voltage Vdc; 
• (b) Vy ,6,/Vdc, Voltage ratio between the voltage across the Y / D.. connection bridge, 
Vy ,6,, and its mean voltage Vdc; 
e ( c) Vy a/Vdc, Voltage ratio between the ac output voltage of the Y /Y connection 
bridge, Vya, and its de side mean voltage Vdc; 
• ( d) V,6,a/Vdc, Voltage ratio between the ac output voltage of the Y / D.. connection 
bridge, Vya, and its de side mean voltage Vdc; 
• ( e) VA/[kn Vdc], Voltage ratio between the ac output voltage of the MLVR sys-
tem VA, and the normalized voltage kn Vdc (kn is the turns ratio of the interface 
transformer); 
• (f) The spectrum of the output voltage VA. 
2.3.3 Multi-Level Reinjection for 12-Pulse System 
The multi-level conversion concept can be adopted to generate the required reinjection 
waveforms approximately. The generation of multi-level linear or ESEDS symmetrical 
reinjection waveforms to the two bridges can be obtained from a controllable voltage or 
current three terminal divider (two static and one movable), which is powered by a con-
stant de source. The two static terminals are connected to the two bridges respectively, 
while the movable terminal is connected to a common node of the two other terminals 
of the two bridges. This topological arrangement is based on the requirement of the 
symmetrical reinjection waveforms to the two bridges. The possible levels provided by 
the divider then can be supplied to the two bridges by controlling the movable terminal 
of the divider, while the sum of the voltages or currents supplied to the two bridges is 
always equal to the de power source. If the zero voltage or current level supplied to 
the bridge occurs when there are power switches turning on and off, the soft switching 
condition is achieved. Thus the reinjection, multi-level and soft switching concepts 
are combined together to form a high performance conversion system suitable for high 
power and high voltage applications. 
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Figure 2.9 Voltage Waveforms of 12-pulse VSC with Linear Reinjection 
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The multi-level symmetrical reinjection waveforms generated by ideal switches and an 
ideal de power source are step waveforms. The width and height of every step in 
the multi-level symmetrical step reinjection waveforms can be decided based on the 
following considerations: 
a. simplicity of implemention, i.e. equal level width and equal increment; 
b. minimum harmonic distortion caused by the multi-level approximation; 
c. sufficient zero width for the power valves to switch under zero voltage or current. 
The ESEDS symmetrica,l waveforms shown in (a) and (b) of Figure 2.10 are divided into 
m equal length portions from 0 to 7r /6, the height of the corresponding step waveform 
being determined by the area equivalent principle, i.e. for any interval the correspond-
ing area is the same for the step symmetrical waveform and the ESEDS symmetrical 
waveform. These step waveforms are supplied to the two main bridges to generate an 
ac output waveform with minimum TH D under the symmetrical restriction. Although 
the zero voltage switching is not provided, as the level number m increases, the level 
height decreases and the power valves switch under very low voltage or current stress. 
If them heights are denoted by Hsi i = 1, 2, · · · , m, from 0 to 7r /6, they are given by 
• 7r . [ ( 2i - 1) 7r 7r ] 






i = 1, 2, · · ·, m (2.55) 
The linear symmetrical waveforms are converted to the symmetrical step waveform, 
shown in (a) and (b) of Figure 2.11, with m levels in the interval from - 12 (1~-l) to 
~ - 12(~-l), almost in the same way. The only difference arises from the starting and 
stopping points of the zero level soft switching region, the 7r /6 radians interval being 
divided into (m - 1) sections of equal width. The first interval starts at - 12(~-l) and 
stops at 12(~-l), with zero level height; the second interval starts at 12(~-l) and stops 
at 12(~-l), with level height m:_l; · · ·; the ith interval starts at {~(:~~) and stops at 
{~(:~~), with level height 2~::::il; · · ·; the mth interval starts at i;(~i) and stops at 
i;(:~~i), with level height 2:~_}). The heights of them levels are given by 
HLi = 2(i - 1) 
m-1 
i = 1,2, · · · ,m (2.56) 
The linearly increasing waveform with zero level switching simplifies the implementa-
tion by using the same type of components throughout the divider. 
When the two bridges are supplied with the ESEDS symmetrical step-waveforms, the 
waveforms at their ac sides and the converter output terminals, are shown in Figures 
2.10 (c), (d) and (e), and Figure 2.10 (f) shows the reinjection converter system output 
waveform spectrum. 
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Voltage Waveforms of 12-pulse VSC with Step-Linear Reinjection 
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Figure 2.11 Voltage Waveforms of 12-pulse VSC with Step-Linear Reinjection 
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When the two bridges are supplied with the linear symmetrical step-waveforms, Figures 
2.11 (c), (d) and (e) show the waveforms at their ac sides and the converter system 
output terminals, and Figure 2.11 (f) shows the reinjection converter system output 
waveform spectrum. 
The voltage source converter with the two bridges supplied by the step multi-level 
reinjection voltage waveforms is referred here as the Multi-Level Voltage Reinjection 
converter (MLVR). Similarly the current source converter with the two bridges supplied 
by the step multi-level reinjection current waveforms is referred here as the Multi-Level 
Current Reinjection converter (MLCR). 
It is obvious that an increase in the level number m results in a decrease in harmonic 
distortion of the multi-level reinjection converter system. 
Under ESEDS symmetrical multi-level reinjection, the fundamental peak voltage, RMS 
voltage and total harmonic distortion of the MLVR converter output voltage are 
Output Voltage Fundamental Peak Magnitude (ESEDS Symmetrical m-
level) 
4[ In 2·2 7r 2+v13 7r] VA1 = - 1 + 2(2 + v 3)m sm (-
1 
-) - m tan(--) kn Vdc 
7r 2m 2 12m 
(2.57) 
Output Voltage RMS Value (ESEDS Symmetrical m-level) 
In . 7r 2+v13 7r 
1 + 2(2 + v ,j )m2 s1112( 12m) - 2 m tan( 12m) 
(2.58) 
Output Voltage THD (ESEDS Symmetrical m-level) 
(2 + v13)7r2 - 1 
36[1+2(2 + vf3)m2 sin2( l~n) - 2+/3m tan( 1;m)] 
(2.59) 
Under linear symmetrical multi-level reinjection, the fundamental peak voltage, RMS 
voltage and total harmonic distortion of the MLVR converter output voltage are 
Output Voltage Fundamental Peak Magnitude (Linear Symmetrical m-level) 
m-2 
32 . ( 7r ) [m - 1 ""' . 7r j7r J 
VA1 = 7r(m -1) sm 12(m - 1) -2- + ~ J cos( 6 - 6(m - 1)) kn Vdc 
J=l 
(2.60) 
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Output Voltage RMS Value (Linear Symmetrical m-level) 
( 4 + V3) ( 2 - V3) 
3 + 3(m - 1)2 (2.61) 
Output Voltage THD (Linear Symmetrical m-level) 
THDvA= 
7r2 [(4 + v'3)(m - 1)2 + (2 - v'3)] _ 
1 
[ 
2 . ] 2 · 2 7r m-1 m- · 7r J7r 
27 X 128 sm ( 12(m-l)) - 2- + i:j=l J cos( 6 - B(m-l)) 
(2.62) 
Table 2.1 shows the relationship between the level number m and the total harmonic 
distortion under the ESEDS and linear symmetrical multi-level reinjection conditions. 
The harmonic content reduction slows down when the level number m is greater than 
8, and therefore there is no need of very high level numbers for harmonic suppression. 
Taking into account the duality between the VSC and CSC the total harmonic distor-
tion for MLCR under the ESEDS and linear symmetrical multi-level reinjection can be 
directly obtained from the MLVR results. 
Table 2.1 THD12 of the ESEDS and linear multi-level reinjection 
Level m 3 4 5 6 7 8 9 10 
THDsym 5.093 3.883 3.163 2.693 2.363 2.133 1.953 1.813 
THDlin 7.773 5.253 3.993 3.283 2.773 2.453 2.203 2.023 
2.4 REINJECTION WAVEFORMS FOR 6-PULSE SYSTEM 
2.4.1 Ideal Reinjection for 6-pulse System 
The harmonic cancellation conditions of the 6-pulse reinjection conversion system is in 
the same form for VSC and CSC, thus by using l\lfdc as the de source level instead of 
Vdc and Ide it can be expressed in the form: 
(l = 1, 2, ... ) (2.63) 
which constitute a set of linear algebraical equations [ i.e. an infinite number of equa-
tions (Z = 1, 2, · · · )] for determining the infinite variables [Bk = ApYk/l\lfdc (de 
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component of the two half bridges) k = 1, 2, · · · ]. 
Similarly to the 12-pulse system, the conditions described by Equation 2.63 are solved 
and given approximately by the explicit formula 
k = 1,2, ... (2.64) 
Thus the reinjection waveforms for the two half bridges are given by 
00 
ABpy(x) = Jvldc + )' Bklvldc cos(3kx) 




= JI.If de - L (gk2 _ l) lvldc cos(3kx) 
k=l ' , 
k = 1,2, ... (2.65) 
00 




= lvldc - ~ (9k2 - l) lvldcCos(3kx) 
k = 1,2, ... (2.66) 
Based on the results of Bk, the normalized voltage or current waveform: 
00 
Xp(x) = 1 + LBk cos(3kx) 
k=l 
00 
XN(x) = 1 + L(-l)kBkcos(3kx) 
k=l 
are applied or supplied to the two half bridges as shown in Figures 2.12 (a) and (b) 
respectively. 
The two waveforms are like those of the 12-pulse conversion system except for the 
frequency of the reinjection waveform which for the 6-pulse system is three times the 
fundamental. The same important characteristics apply, i.e. 
1. Zero values appear at the points where the switches in the two half bridges are 
turned on and off; 
2. The derivative of the waveforms are limited, particularly around the zero values 
where the power switches change their states; 
3. The two waveforms add to a de level with low amplitude ripple, as shown in 
Figure 2 .12 ( c) . 
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(c). Xp(x)+XN(x) The Required DC Source for the Ideal Reinjection 
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Figure 2.12 The Ideal Reinjection Waveforms for 6-Pulse System 
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These important characteristics can be employed to build up converters for high per-
formance. Although these waveforms (the ideal reinjection waveforms) can produce 
a harmonic distortion free ac output waveform, the third characteristic restricts its 
practical application. 
Under the operating condition that the ideal reinjection waveforms are supplied to 
the two half bridges, the 6-pulse MLCR converter system (refer to Figure 2.3) current 
waveforms are as shown in Figure 2.13, where 
• (a) X p, the normalized current of the reinjection current I BPY, the base is its de 
component; 
• (b) X N, the normalized current of the reinjection current I BNY, the base is its 
de component; 
• ( c) I t:.A, the normalized current of the interface primary phase 'A' winding cur-
rent, the base is the de component of the reinjection current IBPYi 
• ( d) I t:.B, the normalized current of the interface primary phase 'B' winding cur-
rent, the base is the de component of the reinjection current fBPYi 
• (e) IA, the normalized current of the interface primary line current, the base is 
the de component of the reinjection current IBPYi 
• (f) The spectrum of the output current IA. 
2.4.2 Symmetrical Reinjection for 6-pulse System 
As explained in section 2.3.2 the reinjection waveforms supplied to the two half bridges 
in the 6-pulse conversion system ought to be fully symmetrical waveforms to overcome 
the difficulty of providing a ripple controllable de power source. 
To minimize the harmonic distortion caused by the symmetrical approximation of the 
ideal reinjection waveforms and to simplify the reinjection conversion configuration, 
the following two types of waveform are chosen. 
• A waveform which minimizes the integration of the error square and the error 
derivative square (ESEDS), this provides the closest waveform to the ideal rein-
jection waveform under the symmetrical restriction. 
• A linearly raising and linearly falling waveform, which provides constant deriva-
tive and linear voltage or current increment and decrement; this method greatly 
simplifies the practical implementation. 
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Figure 2.13 Current Waveforms of 6-pulse CSC with Ideal Reinjection 
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The ESEDS symmetrical waveform is obtained by solving the minimization: 
min { {
1
' [[Xp(r.) - Xp,(x)] 2 +( d[Xp(x) d~ Xp,(x)]) '] dx 
+ .t' [(XN(x) - XN,(x))' + c(XN(x) d~ XN,(x)) )'] dx} 
under the conditions of symmetrical restriction and area equality conditions between 
the two groups of curves, i.e. 
Xp 8 (x) + XNs(x) = 2 for 0 < x < 1f /3 ; 
and 
rn/6 rn/6 
lo Xp8 (x)dx =lo Xp(x)dx, 
1
n/3 1n/3 
Xp 8 (x)dx = Xp(x)dx, 
n/6 n/6 
r16 r16 
lo XNs(x)dx =lo XN(x)dx, 
1
n/3 1n/3 
XNs(x)dx = XN(x)dx 
n/6 n/6 
Based on the numerical results of the symmetrical waveforms, Xps and XNs, the 
Fourier components of the ESEDS symmetrical waveform Xps(x) are approximately 
given by the explicit formula 
-3[1- (-l)k] 
Bsk = (9k2 - 1) k = 1,2, ... (2.67) 
Waveform Xps(x) is shown in Figure 2.14(a) and waveform XNs can be obtained by 
the application of the 60° phase displacement between them. 
The linear symmetrical waveform is shown in 2.14(b), its spectrum given by 
k = 1,2, ... (2.68) 
It is clear that the ESEDS symmetrical waveform Xps(x) is very close to the linearly 
rising and linearly falling waveform. Figure 2.14( c) shows that the difference between 
the ESEDS symmetrical and the linear symmetrical waveforms is within a narrow 
band, the maximum absolute value being below 0.1. Therefore the linear symmetrical 
waveform, which is simpler and easier to implement, is an appropriate approximation 
for the ideal reinjection. 
The ESEDS and Linear Symmetrical Reinjection waveforms shown in Figure 2.14 (a) 
and (b) not only possess the advanced characteristics of the ideal reinjection waveforms 
( limited rising and falling derivative and starting from and stopping at zero values ) 
but also can be supplied by a constant de power source. The cost of the approxima-
tion is that some harmonic distortion appears at the converter ac output terminals 
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Figure 2.14 The ESEDS and Linear Reinjection Waveforms for 6-Pulse System 
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(THD=4.0l % for the ESEDS Symmetrical Reinjection and THD=4.638% for the lin-
ear Symmetrical Reinjection). The harmonic spectrum and the THD (total harmonic 




n(l - 7f\/'3) - l ± 7f\/'3 
6 n 6 
(n2 - 1)(1 + ~~ - 7fif) 
n = 6k ± 1, k = 1, 2, . . . (2.69) 
(2.70) 
When the ESEDS symmetrical reinjection waveforms are supplied to the two half 
bridges, the 6-pulse MLCR converter (refer to Figure 2.3) current waveforms are shown 
in Figure 2.15, where 
• (a) Xp, the normalized current of the reinjection current IBPY, the base is its de 
component; 
• (b) X N, the normalized current of the reinjection current I BNY, the base is its 
de component; 
• ( c) I .6.A, the normalized current of the interface primary phase 'A' winding cur-
rent, the base is the de component of the reinjection current IBPYi 
• (d) I.6.B, the normalized current of the interface primary phase 'B' winding cur-
rent, the base is the de component of the reinjection current IBPYi 
• (e) IA, the normalized current of the interface primary line current, the base is 
the de component of the reinjection current IBPYi 
• (f) The spectrum of the output current IA. 
The harmonic spectrum and the THD for the linear symmetrical reinjection waveforms 
are given by the following expressions. 
BautL-n ±1 
v: L n 2 out -1 
n = 6k ± 1, 
v 57r4 TH DautL = · l - 1 R:J 4.63803 
8 x 27 
k = 1,2, ... (2.71) 
(2.72) 
When the linear symmetrical reinjection waveforms are supplied to the two half bridges, 
the 6-pulse MLCR converter ( refer to Figure 2.3) current waveforms are shown in 
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Current Waveforms of 6-pulse CSC with ESEDS Symmetrical Reinjection 
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Figure 2.15 Current Waveforms of 6-pulse CSC with ESEDS Reinjection 







Current Waveforms of 6-pulse CSC with Linear Reinjection 
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Figure 2.16 Current Waveforms of 6-pulse CSC with Linear Reinjection 
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• (a) Xp, the normalized current of the reinjection current IBPY, the base is its de 
component; 
• (b) XN, the normalized current of the reinjection current IBNY, the base is its 
de component; 
• ( c) I l::.A, the normalized current of the interface primary phase 'A' winding cur-
rent, the base is the de component of the reinjection current IBPY; 
• ( d) I l::.B, the normalized current of the interface primary phase 'B' winding cur-
rent, the base is the de component of the reinjection current IBPY; 
• ( e) I A, the normalized current of the interface primary line current, the base is 
the de component of the reinjection current IBPY; 
• (f) The spectrum of the output current IA. 
It can be seen that the 6-pulse reinjection converter system ac output waveform is a 
trapezoidal waveform for the linear symmetrical reinjection, or very close to trapezoidal 
waveform for ESEDS symmetrical reinjection. Obviously the 6-pulse reinjection con-
verter system ac output has more harmonic content than that of the 12-pulse reinjection 
converter. 
2.4.3 Multi-Level Reinjection for 6-Pulse System 
As for the 12-pulse reinjection conversion system, the multi-level conversion concept 
is adopted to generate the required reinjection waveforms for the 6-pulse conversion 
system. 
The multi-level symmetrical reinjection waveforms generated by ideal switches and an 
ideal .de power source are step waveforms. The width and height of every step in the 
multi-level symmetrical step reinjection waveforms are decided based on the following 
considerations: 
a. simplicity of implementation, i.e. equal level width and equal increment; 
b. minimum harmonic distortion caused by the multi-level approximation; 
c. sufficient zero width for valves to switch under zero voltage or current. 
The ESDES symmetrical waveforms shown in Figures 2.17 (a), (b) are divided into m 
equal length portions from 0° to 60°, the height of the corresponding step waveform 
being determined by the area equivalent principle, i.e. for any interval the correspond-
ing area is the same for the step symmetrical waveform and the ESDES symmetrical 
waveform. These step waveforms are supplied to the bridges to obtain the ac output 
waveform with minimum TH D under the symmetrical restriction. Although the exact 
zero level for soft switching is not provided, as the level number m increases, the level 
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Current Waveforms of 6-pulse CSC with Symmetrical Reinjection Condition 
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Figure 2.17 Current Waveforms of 6-pulse CSC with Step-ESEDS Reinjection 
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Figure 2.18 Current Waveforms of 6-pulse CSC with Step-Linear Reinjection 
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height decreases and the power valves switch under very low voltage or current stress. 
If them heights are denoted by H6Si i = 1, 2, · · · , m, from 0 to 7r /6, they are given by 
• 1r • [(2i-l)7r 7r] 
H6Si = 1+3.464lmsm (-) sm - -
6m 6m 6 
i = 1,2, · · · ,m (2.73) 
The linear symmetrical waveforms are converted to the symmetrical step waveform 
with m levels in the interval from - 6(:-l) to i - 6(:-l), almost in the same way. 
The only difference results from the starting and stopping points of the zero level soft 
s\vitching region, the 7r /6 radians interval being divided into (m - 1) sections of equal 
width. The first interval starts at - 6(:-l) and stops at 6(:-l), with zero level height; 
the second interval starts at 6(;-l) and stops at 6(!-:_1), with level height m:_l; · · · ; the 
ith interval starts at ~(~~)1) and stops at ~(~~)1), with level height 2~::::i); · · ·; the mth 
interval starts at i;(~~i) and stops at i;(~~i), with level height 2~~{). The heights 
of the m levels are given by 
H6Li = 2(i - l) 
m-1 
i = 1,2, · · · ,m (2.74) 
The linearly increasing and decreasing waveforms with zero levels simplify the practical 
implementation, using the same type of components. 
When the two half bridges are supplied with the ESEDS symmetrical step-waveforms 
(for m=5) the waveforms at their power system side and the converter output terminals 
are shown in Figure 2.17 (c), (d) and (e), and the reinjection converter system (refer 
to Figure 2.3) output waveform spectrum is shown in Figure 2.17 (f). 
When the two bridges are supplied with the linear symmetrical step-waveforms (for 
m=5) the waveforms at their power system side and the converter system output ter-
minals are shown in Figure 2.18 (c), (d) and (e), and the reinjection converter system 
output waveform spectrum is shown in Figure 2.18 (f). 
The voltage source converter with the two half bridges supplied by the step multi-level 
reinjection voltage waveforms, is referred here as the Multi-Level Voltage Reinjection 
converter (MLVR). Similarly the current source converter with their two half bridges 
supplied by the multi-level step reinjection current waveforms, is referred here as the 
l'VIulti-Level Current Reinjection converter (MLCR). 
It is obvious that an increase in the level number m results in a decrease in harmonic 
distortion of the reinjection converter system. 
Under ESEDS symmetrical multi-level reinjection, the fundamental peak current, RMS 
current and total harmonic distortion of the MLCR converter output current are: 
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Output Current Fundamental Peak Magnitude (ESEDS Symmetrical m-
level) 
6 [ 2 . 2 1f .J3 1f ] Ide 
IA1Sm = - 1 + 2m sm (-) - -m tan(-) -k 
1f 6m 2 6m ~n 
(2.75) 
Output Current RMS Value (ESEDS Symmetrical m-level) 
. 1f V3 1f 
1+2m2 sm2(-) - -m tan(-
6 
) 
6m 2 m 
(2.76) 
Output Current THD (ESEDS Symmetrical m-level) 
THD1ASm = 
9J2 




9[1+2m2 sin2 ( 6~)- fmtan( 6~)] 
(2.77) 
Under linear symmetrical multi-level reinjection waveforms, the fundamental peak cur-
rent, RMS current and total harmonic distortion of the MLCR converter output current 
are: 




8Idc [ ( 2m - 3 1f) 2 . ( 1f ) ~ . . ( j1f )] 
IA1Lm = 1fkn cos 6(m - 1) + m - 1 sm 6(m - 1) ki J sm 3(m - 1) 
Output Current RMS Value (Linear Symmetrical m-level) 
2Id, J 1 
IALmRMS = 3kn5 + (m - l) 2 
Output Current THD (Linear Symmetrical m-level) 
THDrALm = 2I1LmRMS -1 
I11Lm 
______ 1f2~[1_+_5(_m_-----'1)_2~]----~-l 
72( 1)2[ ((2m-3)1r) 2 "'m-2 .. ( j1f )]
2 
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Table 2.2 shows the relation between the level number m and the total harmonic distor-
tion TH D under the ESEDS and linear symmetrical multi-level reinjection conditions. 
Table 2.2 TH De of the ESEDS and linear multi-level reinjection 
Level m 3 4 5 6 7 8 9 10 
THDsym 10.053 8.293 7.053 6.283 5.763 5.403 5.143 4.953 
THD1in 16.863 11.863 9.433 8.053 7.193 6.613 6.203 .5.913 
The harmonic content reduction slows down when the level number mis greater than 
8, and therefore there is no need for very high level numbers; for m > 10, the out-
put waveform THD is close to its minimum value, i.e. limm-too [THDsym] = 4.013 
and limm-too [THDun] = tl.643 for the ESEDS and linear symmetrical multi-level 
reinjection respectively. 
Taking into account the duality between the CSC and VSC the total harmonic distor-
tion for MLVR under the ESEDS and linear symmetrical multi-level reinjection can be 
directly obtained from the MLCR results. 
2.5 CONCLUSION 
2.5.1 Reinjection Characteristics for 12-Pulse System 
The reinjection waveforms for the 12-pulse reinjection converter system are summarized 
as follows: 
1. The ideal reinjection waveform can produce an ac output waveform without har-
monic distortion; but the de power source is required to supply an amplitude and 
frequency controllable ripple. 
2. The ESEDS and linear symmetrical reinjection waveforms can produce ac output 
waveforms with about 13 total harmonic distortion and without any specific 
requirements regarding the de power supply. 
3. The multi-level symmetrical reinjection waveforms are the best suited for practical 
implementation. An m-level ESEDS symmetrical reinjection converter is almost 
equivalent to a 12m-pulse (or 6m-level) conversion system, and ~n-~=1-~el l:inear 
symmetrical reinjection converter is equivalent to a 1~ ('/Tl,- 1 )-pulse (or ( 6m - 5 )-
level) conversion system. 
4. For a reinjection waveform level number m < 6, ESEDS symmetrical reinjection 
can produce a better ac output waveform than linear symmetrical reinjection; 
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however for level numbers m ;:::: 8, there is no significant difference between the 
ESEDS symmetrical and the linear symmetrical reinjection waveforms. 
5. Multi-level linear symmetrical reinjection combines the benefits of harmonic rein-
jection, multi-level conversion and soft switching together to form the MLVR and 
MLCR converters. Based on linearity and equal increments, the multi-level linear 
symmetrical reinjection circuitry can be built up by the same type of components, 
which is a significant advantage for practical high voltage and high power appli-
cations. 
2.5.2 Reinjection Characteristics for 6-Pulse System 
The reinjection waveforms for the 6-pulse reinjection converter system are summarized 
as follows: 
1. The ideal reinjection waveform can produce an ac output waveform without har-
monic distortion; but the de power source is required to supply an amplitude and 
frequency controllable ripple. 
2. The ESEDS and linear symmetrical reinjection waveforms can produce trape-
zoidal ac output waveforms with about 4.03 to 4.6% THD (total harmonic dis-
tortion) and without any specific requirements regarding the de power supply. 
3. The multi-level symmetrical reinjection waveforms are the best suited for prac-
tical implementation. An m-level ESEDS symmetrical reinjection converter is 
almost equivalent to 6m-pulse or 2(m+ 1)-level conversion system, and the linear 
symmetrical reinjection converter is equivalent to a 6(m - 1)-pulse or (2m - 1)-
level conversion system. 
4. For a reinjection waveform level number m < 6, ESEDS symmetrical reinjection 
can produce a better ac output waveform than linear symmetrical reinjection; 
however for m 2:: 8, there is no significant difference between the ESEDS symmet-
rical and the linear symmetrical reinjection waveforms. For the 6-pulse system 
under the multi-level symmetrical reinjection, the output waveform minimum 
THD is about 4.01% or 4.64% for the ESEDS and linear symmetrical multi-level 
reinjection respectively; reinjection level numbers m greater than 10 would not 
reduce the THD significantly. 
5. Multi-level linear symmetrical reinjection combines the benefits of harmonic rein-
jection, multi-level conversion and soft switching together to form the MLCR and 
MLVR converters. Based on linearity and equal increments, the multi-level linear 
symmetrical reinjection circuitry can be built up by the same type of components, 
which is a significant advantage for practical high voltage and high power appli-
cations. 
Chapter 3 
MULTI-LEVEL ESEDS-REINJECTION VSC 
3.1 INTRODUCTION 
The self-commutated Voltage Source Converter (VSC) is favoured by industry over 
the self-commutated current source converter ( CSC), because the latter requires the 
expensive high voltage ac capacitors to interface with the power system. For high 
power applications the voltage reinjection configuration based on the conventional 12-
pulse converter scheme is more attractive than the configuration based on the 6-pulse 
converter, not only because it can handle higher power ratings, but also because the 
6-pulse converter scheme needs some extra switches to remove the uncertainty of the 
output voltage, and the triple harmonic voltages require an extra path in the interface 
transformer for the triple harmonic fluxes. Thus the Multi-Level Reinjection VSC will 
be described only with reference to the 12-pulse configuration. 
The practical implementation of the Multi-Level Reinjection VSC is based on the prin-
ciple that the voltages across the two main bridges can be decomposed into their de 
and ac components; the de components of the two main bridge voltages are always 
the same, while the ac voltage components are the same in amplitude but in opposite 
direction at any instant. This means that the main bridge voltages can be formed by 
an isolated ac voltage component added to the same de component either forwardly 
or in reverse respectively. This ac component is referred to as the fully symmetrical 
reinjection voltage. 
The amplitude of the fully symmetrical reinjection voltage must be related to the de 
voltage, and its frequency and phase must be synchronized with those of the ac output 
voltage of the main bridges; thus a self-commutated H-bridge powered by the de source 
is a suitable choice to generate the fully symmetrical reinjection voltage. Because this 
generated ac voltage must be isolated from the de source in order to be added to the 
de source voltage, an isolation transformer is needed to form the reinjection circuit. 
Depending on the location of the reinjection components with respect to the main 
power flow path, two possible configurations are described in this chapter. In the 
first configuration the de outputs of the two main bridges are connected in parallel; 
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this results in a reduction of the de side capacitance requirement but the reinjection 
transformer secondary windings are connected in the main power flow path. In the 
alternative configuration the two main bridges are in cascaded connection, the reinjec-
tion components are not involved in the de current path but there is no reduction in 
the de capacitance requirement. 
3.2 THE PARALLEL CONNECTED BRIDGE SCHEME 
3.2.1 Operating Principle 
Figure 3.1 shows a double bridge self-commutated voltage source converter modified 
with extra circuitry to produce a 36-pulse equivalent multi-level waveform. The extra 
circuit consists of a reinjection transformer and a GTO-Diode single phase bridge. 
The reinjection transformer two windings with turns Ns1 and Ns2 are connected to 
obtain the following voltages: Ujl = -Uj2 = Uj 
The voltages across the main Y and b.. connected bridges, are respectively: 
If the voltage drops of the converter valves are ignored, the ac voltage outputs of the 
Y connected and b.. connected bridges are also Vyy and Vy 1:::,., thus, adjustments of Uj 
can shape the ac output voltage waveforms of both bridges simultaneously. 
Again neglecting the voltage drops of the reinjection switches, the reinjection voltage 
Uj can be regulated by the on-off pattern of the switching devices and the turns ratio 
of the reinjection transformer. Under balanced conditions the harmonics of orders 
6k(2k - 1) ± 1 (k = 1, 2, · · ·) in the star and delta connected secondary windings 
will cancel on the primary side. Then the selection of the switching pattern and the 
transformer turns ratio are made to minimise the remaining harmonics. 
Another important consideration is the reduction of switching losses, which can be 
achieved by using the fundamental modulation firing for the main bridge switches and 
keeping the switching frequency of the reinjection bridges as low as possible. 
The proposed switching pattern is shown in Figure 3.2, the main bridge switches (8y1 -
8y6 and 81:::,.1 -81:::,.5) are under the firing control of the conventional 12-pulse converter; 
the reinjection switches (8j1 - 8j4) are synchronously switched every 60° (i.e. the 
switching frequency is 6 times the fundamental frequency), 30° in on-state and 30° in 
off-state. 
For the provision of the possible three levels the firing sequence of the reinjection 
switches is as follows: 
• 8j4's firing signal leads 8j1's by 10°, and their common on-state overlap provides 
a positive level for 20°; 
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Figure 3.1 The parallel 3-Level ESEDS-VSC 
• Sj1 's firing signal leads Sj2 's by 20°, and their common on-state overlap provides 
a zero level for 10°; 
• Sj2's firing signal leads Sj3's by 10°, and their common on-state overlap provides 
a negative level for 20°; 
• Sj3 's firing signal leads Sj4 's by 20°, and their common on-state overlap provides 
a zero level for 10°. 
The reinjection transformer turns ratios can be decided based on the ESEDS-reinjection 
waveform. From Equation 2.55, which describes the individual level height related to 
the de component of the voltage across the bridges, the normalized m level heights 
(HjSi = Uji/Udc i = 1, 2, · · · , m) of the reinjection voltage Uj are given by 
Hjsi = 14.4195msin (~)sin [(2i - l)7r - !!__] 
12m 12m 12 
i=l,2,···,m (3.1) 
For the 3-level uj, they are: 
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Figure 3.2 The Switching Pattern of the 3-level ESEDS-VSC 
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Hjs1 = -0.6547 Hjs3 = 0.6547 
therefore the reinjection transformer turns ratio is: 
kj = Npif Ns1 = Np2/Ns1 = 0.6547. 
That value will be shown in the next section to be the optimal ratio to minimize the 
output voltage total harmonic distortion (THDvmin = 5.09%). 
For some applications the harmonic distortion level of the 36-pulse configuration may 
not be low enough, and a higher level number is required. 
N Uj1 Uj2 N pl - p2 
Figure 3.3 The parallel 5-Level ESEDS reinjection VSC 
Figure 3.3 shows a 60-pulse equivalent MLVR VSC configuration with a 5-level rein-
jection voltage, which produces a very low output voltage harmonic distortion level 
(THDv = 3.16%) and should meet the strictest standards. 
From Equation 3.1 the 5 normalized level heights of the reinjection voltage are: 
Hjs1 = -0.7845 Hjs2 = -0.3944 
Hjs3 = 0 Hjs4 = 0.3944 Hjss = 0.7845 
thus the required turns ratios are arranged .as: 
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kjl = Npif (Nsl + Ns2) 
=Np2/(Ns1 + Ns2) = 0.3922 
kj2 = Npi/ Ns1 
=Np2/Ns1 = 0.7844 
The modification from 0.7845 and 0.3944 to 0.7844 and 0.3922 provides a simple rein-
jection bridge structure and forces the reinjection transformer windings Ns1 and Ns2 
to be used equally. As the windings with turns N 8 1 and Ns2 are identical, they can 
be individually connected across the de capacitor or in series to generate the required 
reinjection voltage levels by appropriate switching actions of the reinjection switches. 
Thus the N 8 1 winding is connected to the de capacitor to generate the high amplitude 
negative level; the Ns2 winding is connected to the de capacitor to generate the high 
amplitude positive level; the N 8 1 and Ns2 windings in series generate the low amplitude 
positive and negative levels. The Ns1 and Ns2 windings are controlled to operate with 
the same rating. 
Configurations of level numbers beyond 5 will become complicated and their harmonic 
content would not be reduced significantly. The following waveform analysis is made 
only for the configuration shown in Figure 3.1. 
3.2.2 Analysis of the Voltage Waveforms 
In Figure 3.4(e), the ac output phase voltage of the 6. connected converter has the 
following levels: 
0 0° <wt< 30° 
(1 - kj) 30° <wt< 40° 
1 40° <wt< 50° 
(1 + kj) 50° <wt< 70° 
1 70° <wt< 80° 
Vt:,.a(wt)/Udc = (1- kj) 80° <wt< 100° (3.2) 
1 100° <wt< 110° 
(1 + kj) 110° < wt < 130° 
1 130° <wt< 140° 
(1- kj) 140° <wt< 150° 
0 150° <wt< 180° 
The corresponding harmonic content is expressed by the Fourier series 
00 
Vt:,.a(wt) = LV!:>.anUdcsin(nwt) (3.3) 
n=l 
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Voltage Waveforms under ESEDS-Reinjection (m=3) 
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Figure 3.4 The Voltage Waveforms of the 3-Level ESEDS-VSC 
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where 
2[1- (-lrJ { [ . n7r . n7r n7r ] } n7r 
V.0.an n7r 1 + kj 8 sm( 6 ) sm( l2) cos( 36 ) - 1 cos( 6 ) 
for n = 1, 2, 3, .. · (3.4) 
Similarly, the ac output phase voltage components of the Y connection converter (the 
same as the waveform of v .0.a shown in Figure 3 .4( e), except for the 30° phase displace-
ment) are as follows: 
(1- kj)/3 0° <wt< 10° 
1/3 10° <wt< 20° 
(1 + kj)/3 20° <wt< 40° 
1/3 50° <wt< 60° 
2(1 - kj)/3 60° <wt< 70° 
2/3 70° <wt< 80° 
Vya(wt)/Uac = 
2(1 + kj)/3 80° < wt < 100° 
2/3 100° <wt< 110° 
(3.5) 
2(1- kj)/3 110° < wt < 120° 
(1- kj)/3 120° < wt < 130° 
1/3 130° < wt < 140° 
(1 + kj)/3 140° <wt< 160° 
1/3 160° <wt< 170° 
(1- kj)/3 170° < wt < 180° 
and the corresponding harmonic content 
00 




4[1 - (-lrJ {l + k. [2 cos(~) (2 cos(¥) - cos(!N)) _ l]} cos2 ( n7r) 
3n7r J cos ?!:E 6 
6 
for n = 1, 2, 3, .. · (3.7) 
The output (or primary side) ac voltage, VA, is the sum of Vy a( wt) and V.0.a(wt), namely 
(3.8) 
where kn is the turns ratio of the Y /Y interface transformer. 
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Thus the output voltage components of the half cycle waveform are: 
(1-kj)/3 0° <wt< 10° 
1/3 10° <wt< 20° 
(1 + kj)/3 20° <wt< 30° 
(1 + kj)/3 + (1- kj)/,,/3 30° <wt< 40° 
1/3+1/,,/3 40° <wt< 50° 
(1- kj)/3 + (1 + kj)/,,/3 50° <wt< 60° 
2(1- kj)/3 + (1 + kj)/,,/3 60° <wt< 70° 
2/3+1/,,/3 70° <wt< 80° 
VA 
2(1 + kj)/3 + (1- kj)/,,/3 80° < wt < 100° 
kn Ude 
2/3+1/,,/3 100° <wt< 110° 
(3.9) 
2(1- kj)/3 + (1 + kj)/,,/3 110° < wt < 120° 
(1- kj)/3 + (1 + kj)/,,/3 120° < wt < 130° 
1/3+1/,,/3 130° < wt < 140° 
(1 + kj)/3 + (1- kj)/,,/3 140° <wt< 150° 
(l+kj)/3 150° <wt< 160° 
1/3 160° <wt< 170° 
(1-kj)/3 170° <wt< 180<? 
The total RMS value, is given by the expression 
(3.10) 
and the peak amplitude of its fundamental component: 
4knUdc [ ( ( 7f ) . ( 7f ) ) ] 
VA1 = 7f 1 + 4 cos 36 Slll 12 - 1 kj (3:11) 
The total harmonic distortion of the phase output voltage, TH Dv, is given by 
2V1RMS -1 THDv =. 2 
VAl 
(3.12) 
and the reinjection transformer turns ratio required to minimize the total harmonic 
distortion is 
kj = 1.5(7 + 4V3) [4 cos(~) sin(~) - 1] R:! 0.6547 (3.13) 
which is the same as the value from Equation 3.1, and produces the following minimum 
THDvmin = 5.093. (3.14) 
Alternatively to cancel completely the lowest harmonic order of the basic 12-pulse 
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conversion (i.e. the 11th) the required value of kj is 0.6274. However, in this case the 
THD (5.133) is slightly increased. 
3.2.3 Analysis of Current Waveforms 
I. Analysis of the output current waveform 
The self-commutated converters used in high power and high voltage applications are 
normally connected to a stro11g power system. In such cases the source impedance 
is not significant and the power system seen from the interface transformer primary 
terminals can be modelled as an ideal three phase voltage source Vs, i.e. 
l 
VsA(wt) 1 I Vsm sin( wt+¢) I 
Vs(wt) = V8 B(wt) = Vsm sin( wt - 120° + ¢) 
Vsc(wt) Vsm sin( wt+ 120° + ¢) 
(3.15) 
Under the assumptions that the capacitance of the converter de side is infinite, and the 
on state voltage drop of all switches in the converter system is ignored, the converter 
seen from the interface transformer secondary terminals can be modelled as a voltage 
source Va, without internal impedance but with harmonics, i.e. 
l 
VA(wt) 1 I I:~=l VAn sin(nwt) I 
Va(wt) = VB(wt) = 2:::~1 VAnsin(nwt-120°) . 
vc(wt) I:~=l VAn sin(nwt + 120°) 
(3.16) 
These two voltage sources are inter connected via the interface transformer. If the 
interface transformer is perfectly balanced and the winding resistance and core loses 
are ignored, the two voltage sources are connected by Ls, the leakage inductance of the 
interface transformer. The output current waveforms of the converter system can then 






Figure 3.5 The ESEDS reinjection VSC system model 
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Ia(wt) = [iA(wt) iB(wt) ic(wt)]T (3.17) 
is governed by the equation below 
dJ0 (wt) 
Ls dt = Vs(wt) - V0 (wt) (3.18) 
Thus the output current vector can be expressed as 
1 rwt 
Ia(wt) = Xs Jo [Vs(wt) - V0 (wt)]d(wt) + 10 (0) (3.19) 
where Xs = wLs is the leakage reactance of the interface transformer. In the steady 
state I 0 (wt)lwt=O = -I0 (wt)lwt=n, and therefore J0 (0) can be determined from 
[ 
cos(¢) ] 
10 (0) = - ';7 cos(¢ - 120°) + 2~s fan V0 (wt)d(wt) 
cos(¢+ 120°) 
(3.20) 
Thus the output current vector can be expressed as 








cos(wt + ¢) j 
Fs(wt) = ';7 cos(wt + ¢- 120°) 
cos( wt+¢+ 120°) 
The right side of Equation 3.21 consists of two parts determined by the converter 
output voltage and the source voltage. The former part, F0 (wt) can be expressed in 
terms of harmonic components and the time functions for different time intervals. The 
harmonic component expression can be obtained by substituting expression 3.16 into 
equation 3.21, i.e. 
[ 
ia(wt) j [ 1=~=2 mis VAm cos(mwt) j 
Ia(wt) = ib(wt) = 1=:=2 mis VAm cos(mwt - 120°) 
ic(wt) 1=:=2 mis VAm cos(mwt + 120°) 
[ 
-±-[VA1 cos( wt) - Vsm cos( wt+¢)] j 
+ :1: [VA1 cos( wt - 120°) - Vsm cos( wt - 120° + ¢)] 
wL [VA1 cos( wt+ 120°) - Vsm cos( wt+ 120° + ¢)] 
(3.22) 
Equation 3.22 shows that the harmonic content of the output currents is caused solely 
by the harmonic components of the converter output voltages, and for a specified 
voltage waveform the harmonic current injections can be reduced only by increasing 
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the leakage reactance of the interface transformer. 
For simplicity, under balanced operating conditions, the current waveform can be an-
alyzed using the amplitude and phase angle of the individual frequency component of 
a single phase (phase 'a' for example). The fundamental component amplitude of the 
phase output current, IA1 is given by 
_ l V 2 2 ( ) _ VA1 IA1 - -L ·V,,m + VAl - 2Vsm VA1 COS r/> - -L k 
w s w s 







Once the converter system output voltage waveform is fixed, i. e. VA1, VAm and r/> have 
been determined, the output current spectrum becomes 
(3.25) 
m 
which shows that the current spectrum can be simply obtained by dividing the output 
voltage spectrum by mk (where mis harmonic order, and k is given by 
k= 1 V,,~ Vsm (,/.) + -2- - 2-- cos 'f' 
VAl VA1 
(3.26) 
the index of the specified operating condition of the output voltage). Figure 3.7 shows 
the output current spectra corresponding to the waveforms in Figure 3.6 for the con-
ditions: 
(Vsm = 0.90VA1, r/> = 0, i. e. k = 0.1) 
(Vsm = l.lOVA1, r/> = 0, i. e. k = 0.1) 
(Vsm = 0.99VA1, r/> = 0, i. e. k = 0.01) 
(Vsm = l.OlVA1, r/> = 0, i.e. k = 0.01) 
(Vsm = VA1, r/> = 0, i. e. k = 0) 
From Equations 3.23 and 3.25 it is clear that the percentage harmonic content will 
increase when the fundamental component of the output current is decreased. 
Equation 3.22 is not in a suitable form to obtain the output current waveform and 
the output current RMS value. Instead, the output current waveform described by 
Equation 3.21 can be obtained by the direct integration of the output voltage in the 
-----~, .. ,_." _______ ,. 
stair case shaped waveforms. The direct integration of the phase 'a' output voltage 
provides the multi-slope time domain function fa(wt), the first element of F0 (wt), is as 
3.2 THE PARALLEL CONNECTED BRIDGE SCHEME 73 
Output Current Waveforms under ESEDS-Reinjection (m=3) 
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Figure 3.6 The Output Current Waveforms of the 3-Level ESEDS-VSC 
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Spectra of Output Current under ESEDS-Reinjection (m=3) 
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Figure 3. 7 The Output Current Spectra of the 3-Level ESEDS-VSC 
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follows 
-;4 (12 + 6)3) + k(l - kj)wt 
-;4(11+6)3 + kj) + k(wt- rs) 
-~(10 + 6)3 + kj) 
+k(l + kj)(wt - i~) 
-;4(9 + 6)3) 
+k[l + J3 + (1- J3)kj](wt -1~) 
-~[8 + 5)3 + (J3- l)kj] 
+k(l + J3)(wt - i~) 
-~[7 + 4)3 + (J3- l)kj] 
+k[l + J3 + ( J3 - l)kj](wt - ~~) 
-;4(6 + 3)3) 
+k[2 + J3 + ( J3 - 2)kj](wt - ~~) 
- ~[4 + 2)3 + (2 - J3)kj] 
+k(2 + J3)(wt - I~) 
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+k[2 + J3 + (2 - J3)kj](wt - ~~) 
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;4 [2 + J3 + (2 - J3)kj] 
+k(2 + J3)(wt - l~n 
~ [4 + 2)3 + (2 - J3)kj] 
+k[2 + J3 + ( J3- 2)kj](wt - vn 
;4(6+3J3) 
+k[1 + J3 + ( J3-1)kj](wt - 1;n 
~[7 + 4)3 + (J3- l)kj] 
+k(l + J3)(wt - lf;) 
;4[8 + 5)3 + ( J3- l)kj] 
+kll + J3 + (1- J3)kj](wt - 1tn 
;4 (9 + 6)3) 
+ k (1 + kj) (wt - 1{8rr) 
;4 (10 + 6)3 + kj) 
+l(wt _ l6rr) 
3 18 
;4(11+6)3 + kj) 
+k(1 - kj)(wt - 1;n 
0 <wt< rs 
rr t 2rr 
18 < w < 18 
2rr t 3 rr 
18 < w < 18 
3rr <wt < 4rr 
18 18 
4rr <wt< 5rr 
18 ' ' 18 
5rr <wt < 6rr 
18 18 
6rr <wt< 7rr 
18 18 
77f <wt < 8rr 
18 18 
8rr <wt< Z!: 
18 2 
75 
Z!: < wt < lOrr (3.27) 
2 18 
lOrr < wt < llrr 
18 18 
llrr < wt < 12rr 
18 18 
12rr < wt < 13rr 
18 18 
13rr < wt < 14rr 
18 18 
14rr < wt < 15rr 
18 18 
15rr < wt < 16rr 
18 18 
16rr <wt < 177f 
18 18 
17rr <wt< 7f 
18 
Based on this time domain multi-slope function fa(wt), the output current RMS value, 
IARMS can be calculated, 
1 1
27f y2 
I 2 2( ) Al ARMS= IAlRMS + 27rX; 0 fa wt dwt- 2x; (3.28) 




1 r27r v2 
2nX'} Jo fJ,(wt)dwt = P 2~} (3.30) 
7r 4 10(2 - V3)kJ + 36(2 + V3)kj + 1080 + 621 V3 
p = (18) 2[1 + kj(4sin(~) cos(lffi) -1)]2 
Thus the output current RMS value, ]ARMS can be simplified as 
(3.31) 
When the reinjection transformer turns ratio is fixed at kj = 0.6547 for minimum 
TH Dv, P - 1 is constant and equal to 1.5556 x 10-6 . The Total Harmonic Distortion 
of the output current (TH Dr) is then: 
J'~RMS _ 1 = Jk2 + ~ - l -1~1.247 X 10-3 jk 
IAlRMS k 
(3.32) 
It is clear that the Total Harmonic Distortion of the output current is dependent on 
the operating conditions, i.e. the relative amplitude percentage Vsm/VA1 and phase 
angle difference ¢ between the output voltage fundamental and the source voltage. It 
is also dependent on k, which from Equation 3.29, is 
vf2Xs 1 
k = IAlRMS . -v = v /V 
Al Al sm (Vsm/ V2) /I Arated 
(3.33) 
In equation 3.33 the rated output current IArated and the source voltage Vsm are set as 
the current and voltage base, thus the output current total harmonic distortion TH DI 
is related to the nominal voltage VAi/Vsm, the nominal current IAlRMS / IArated and 
the nominal reactance (Vsm/As/IArated. 
Based on Equation 3.21 and Equation 3.27, the output current waveforms at some 
specific operation conditions are plotted in Figure 3.6. 
11. Analysis of the system current waveforms 
Because the primary (power system side) windings of the interface transformers are 
connected in series, the primary winding currents are the same as the output current. 
Under the assumption of unit mutual coupling, the secondary (i. e. the converter 
side) winding currents are related to the primary side currents by the turns ratios of 
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the main interface transformers, i. e. kn : 1 (for Y/Y) and kn : J3 (for Y/ b,,). The 
following expressions can be written for the converter side phase currents of the Y /Y 
and Y / /:),, connection interface transformers: 
fyy(wt) 
= knio(wt) 
[iya(wt) iYb(wt) iyc(wt)]T 
kn[iA(wt) iB(wt) ic(wt)f 
[it.ap(wt) it.bp(wt) it.cp(wt)]T 
~[iA(wt) iB(wt) ic(wt)]T 
and the line current vector becomes 
[it.a(wt) it.b(wt) it.c(wt)]T = knI0 (wt + 30°) 




The de side currents of these two six-pulse converters are determined by the inter-
face transformer secondary line currents and the switching state combinations of the 
valves in the two main bridges. For steady operation with the time reference specified 
by Equation 3.16, the de side currents can be described by the interface transformer 




[ 0 -1 0 J 
[ 1 0 0 J 
[ 0 0 -1 J 
[ 0 1 0 J 
[ -1 0 0 J 
[ 0 0 1 J 
[ 0 -1 




0 -1 J 




[ 0 0 
[ 0 -1 
l J 
OJ 
0 <wt< 7r/3 
7r/3 <wt< 27r/3 
27r/3 <wt< 1T 
1T <wt< 47r/3 
47r/3 <wt< 57r/3 
57r/3 <wt< 27f 
0 <wt< 7r/6 
7r/6<wt<37T/6 
37r/6 <wt< 57r/6 
57r/6 <wt< 77T/6 
77T/6 <wt< 97r/6 
97T /6 < wt < lh /6 
lh /6 <wt < 27f 
The de side currents, iYdc and it.de are given by the expressions below. 
iYdc(wt) = f 8 y(wt) · fyy(wt) 
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Under the assumption of unity mutual coupling and ignoring the small exciting com-
ponent, the reinjection transformer primary current, ij is the addition of currents, iy de 
and it:.dc, i.e. 
(3.41) 
where kj is the turns ratio of the reinjection transformer. 
The reinjection bridge de side current ijdc is given by 
(3.42) 
where fsj(wt) is the switching state function of the reinjection bridge which operates 
at six times the fundamental frequency of the power system, and it is given by 
-1 0 <wt< 7r/l8 
0 7r /18 <wt< 27r /18 
fsj(wt) = 1 27r /18 < wt < 47r /18 (3.43) 
0 47r /18 < wt < 57r /18 
-1 57r/l8 <wt< 7r/3 
If the converter system operates with no de power output or absorbtion, the current 
through the de capacitor idc is given by 
idc(wt) = iYdc(wt) + it:.dc(wt) + ijdc(wt) (3.44) 
Based on the analysis discussed above the resulting reinjection system current wave-
forms are plotted in Figure 3.8. 
3.2.4 Component Ratings 
The converter system nominal apparent power rating, on the power system side of the 
interfacing transformer, is defined by 
(3.45) 
where VsR is the fundamental phase RMS voltage, and IsR the fundamental phase 
RMS current of the converter system. The ratings of all the components in the system 
are derived based on the conditions that the converter is directly connected to an ideal 
three phase sine waveform voltage source, which RMS voltage is VsR, operates under 
perfectly balanced conditions, and its phase current IA has a fundamental RMS value 
IsR (being the same as the converter system rated RMS current). 
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Current Waveforms under ESEDS-Reinjection (m=3) for (VA
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60° 120° 180° 240° 300° 360° 
Figure 3.8 The Current Waveforms of the Parallel 3-Level ESEDS-VSC 
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Interface transformer 
On the assumption that the interface transformer primary windings are directly con-
nected to an ideal power system, and since the secondary windings are directly con-
nected to the converter bridges, with the reference of the model in Figure 3.5, the 
converter output fundamental RMS voltage is 
(3.46) 
where 'I/; is the displacement angle between the source voltage VsR and current IsR, and 
Xs is the fundamental frequency leakage reactance of the interfacing transformers. It 
i::i obvious that when 'l/J = 90° (namely pure capacitive operation), the converter system 
output voltage reaches its maximum, i. e. 
(3.47) 
where VAR is defined as the rated phase fundamental output voltage of the converter 
system and ks ( = Vs{;IsR) is the normalized fundamental reactance of the converter 
system seen from the terminals of the interface transformer. 
The rating of the voltages across the interfacing transformer windings should include 
the harmonic content. Under the nominal operating conditions, the fundamental RMS 
voltage of each of the converter transformer is 
UpfR = 0.5VAR = 0.5(1 + ks)VsR (3.48) 
the peak value of the Y /Y connection transformer 
(1 + kj )7rv'2 
UpeakY = 6[l + (4 sin(:&) cos(;ffi) - l)kj] VAR r:::oJ 1.2006(1 + ks)VsR, 
(3.49) 
and the peak value of the Y/ b. connection transformer 
U, - (l + kj)1fv'2 V "'1 0398(1 k )V. 
peak/::,. - 4V3[1 + (4sin({;) cos(~) - l)kj] AR"' · + 8 SR, (3.50) 
Both transformers have a phase voltage RMS value of 
1fJ1+2kJ/3 
UpRMS = 6[l + (4 sin(:&) cos(;ffi) _ l)kj] VAR r:::i 0.5818(1 + ks)VsR, (3.51) 
Although most of the harmonics are cancelled on the power system side, the converter 
transformers have to cope with their presence. The Total Harmonic Distortion of the 
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voltage across the interface transformer windings is 
7f
2 (1 + 2kJ /3) 
THDu =. -1 Rj 59.49% 
9[1 + (4sin({;) cos(~) - l)kj]2 
(3.52) 
Under the nominal operating condition, the voltages of the interfacing transformer 
windings on the converter side can be obtained directly by multiplication by k-;;1 for 
the Y/Y transformer and V3k;1 for the Y/ !:J. transformer ( kn being the turn ratio of 
the Y /Y transformer, and kn= np/nc, where np and nc are the number of turns of the 
windings on the system and converter sides respectively ) . 
From Equations 3.31 and 3.33, the RMS current of the primary winding under the 
rated operation condition is 
(3.53) 
The corresponding voltage and current ratings on the power system side windings 
are summarized in Table 3.1. All these expressions are based on the rated system 
voltage VsR and current lsR- Since each of the two interface transformer nominal VA 
ratings is different from 0.5VsRlsR, a normalized leakage reactance ks is defined, i.e. 
ks= Xs/(VsR/ lsR)· Finally the symbol Bin Table 3.1 is equal to 
1.5556X10-6 (1+1/ks) 2 . 
Table 3.1 Interface transformer ratings 
Y /Y connection transformer Y / !:J. connection transformer 
peak 
phase voltage UpeakY = 1.2006(1 + ks)VsR Upeakf:>. = 1.0398(1 + ks)VsR 
RMS 
value Um1s = 0.5818(1 + ks)VsR Um.Is= 0.5818(1 + ks)VsR 
voltage funda-
mental UJRMS = 0.5(1 + ks)VsR UtRMS = 0.5(1 + ks)VsR 
phase RMS 
value lARMS = lsRv'l + B !ARMS= lsRv'l + B 
current funda-
mental IAJRMS = lsR IAJRMS = lsR 
Main switches 
The GTO and Diode arm pairs in the main bridges have the same voltage ratings, the 
maximum voltage across each arm being 
(3.54) 
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The current waveforms of the GTO and Diode depend on the converter system out-
put current waveform and the firing pattern. From Equations 3.31 to 3.33, the total 
harmonic distortion of the converter system output current at the rated condition is: 
(3. 55) 
and the possible maximum value of the voltage, VAlrms is (1 + ks)VsR· Thus the 
maximum value of the total harmonic distortion of the converter system output current 
at the rated condition is: 
-3 1 +ks 
THDrnmax = 1.247 X 10 · k;- (3.56) 
By choosing a sufficiently large leakage reactance, the harmonic components of the 
converter system output current can be kept to a very low level, e.g. ks ;:: 0.1, 
THDrnmax S 1.373, and ]ARMS S l.OOOlisR· This means that the switch cur-
rent rating can be derived using only the fundamental component, without introducing 
significant error. 
Under nominal rated current operation, the GTO's and Diode's current RMS value is 
only dependent on the power angle (). To derive the current ratings of the switching 
devices in the main bridges, it can be divided into two possible operating states, i.e. 
current leading the voltage and current lagging the voltage. 
For the first operating state, if the converter system output current of phase A is 
expressed as IA(wt) = J2IsRsin(wt), and GTO GsYl is fired in the period between 
wt=() and wt= () + 7f (0 < () < 7r) (while GTO Gsy4 is off during this period), the 
current of G SYl can be expressed as 
Iosy(wt) = { ~knlsRsin(wt- n) 0 <wt< 7f 7f < wt < 7f + () 
7f + () < wt < 27r 
and the current of Diode D SYl 
Ivsv(wt) = { ~k,JsRsin(wt) 
0 <wt<() 
()<wt< 7f 
7f <wt< 27r 
The RMS values of Iasy(wt) and Ivsy(wt) are respectively 
1 . 
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and 
IDsYRMS = lsRkn ! r sin2 (wt)dwt = lsRkn. /~ - 2-[e - 0.5 sin(2B)] (3.60) 
7f le V 2 27f 
For the second operating state (i.e. the current lagging the voltage), if the converter 
system output current of phase A is expressed as IA(wt) = V'J,JsRsin(wt), and GTO 
Gy1 is fired in the period between wt = B and wt= e + 7r (-7r < e < 0) (while GTO 
Gsy4 is off during this period), the current of GsYl can be expressed as 
1 ( ) { 
-V'J,knfsRsin(wt) B <wt< 0 
GSY wt = 
0 0 < wt < 27r + e 
(3.61) 
and the current of Diode D SYl 
Insv(wt) ~ { [2k,JsRsin(wt) e <wt< 0 0 <wt< 7f + e 
e + 7f < wt < e + 27r 
(3.62) 
The RMS values of lasYl(wt) and IDsYl(wt) are respectively 
lasYRMS = lsRkn ! f
0 
sin2 (wt)dwt = lsRkn. I 2_[-e + 0.5 sin(W)] (3.63) 
7f le V 27f 
and 
11e+n 1 1 
- sin2 (wt)dwt = lsRkn - + -[B - 0.5 sin(2B)] 
7f 0 2 27f 
(3.64) 
By the combination of the expressions of the two states, the GTO's and Diode's RMS 
currents for the full range operation ( -7f < B < 7f) are given by: 
1 . 
lcsYRMS = lsRkn 
2
7flB- 0.5sm(2B)I (3.65) 
IDsYRMS = lsRknV~ - 2~!B - 0.5sin(2B)I (3.66) 
The maximum values of the GTO's and Diode's RMS current ratings (derived from 
Equations 3.65 and 3.66) are 
fasYRMSmax = fsRkn~ for B-----+ ±7r 
IDsYRMSmax = lsRkn~ for e-----+ 0 
(3.67) 
(3.68) 
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Reinjection transformer 
The reinjection circuitry component ratings can be derived with reference to Figures 
3.4 and 3.8. Because the reinjection transformer primary winding is connected through 
the reinjection GTO-Diode bridge to the de capacitor, the maximum voltage across the 
reinjection transformer primary winding is the maximum voltage of the de capacitor. If 
the capacitance of the capacitor is large enough and the current through the capacitor 
is of high frequency and low amplitude, the de capacitor voltage will have very low 
ripple. Then the voltage amplitude across the reinjection transformer primary winding 
is the rated de capacitor voltage. The primary winding rated RMS voltage can be 
derived directly from the waveform of the reinjection voltage in Figure 3.4, i.e. 
7rk~ 1 y'3(1 +ks) -1 
UjpRMS = 6[l + (4 cos(~) sin( fl) - l)kj] VsR = 0.8887kn (1 + ks)VsR (3.69) 
The maximum and rated RMS voltage of the reinjection transformer secondary wind-
ings can be obtained by multiplying those of the primary by the turns ratio kj ( = 
0.6547). 
The frequency of the reinjection current is 6 times the power source frequency. In the 
rated operation region a complete cycle of the current in the two secondary windings 
can be expressed as 
and 
{ 
y"),knf sR cos( wt + B) 
it:..ac(wt) = 
y"),knfsR cos( wt+ B - 7r /3) 
0 <wt< 7r/3 




where -7r < e < 7r is the phase difference between the reinjection system output current 
and voltage fundamentals. The RMS value of these two currents is 
3y'3 
1 + -cos(W) 
27r 
(3.72) 
It is clear that the RMS current is greatly influenced by the phase difference between the 
converter output phase current and voltage. The minimum value of the RMS current 
is 0.4159knisR, while the maximum RMS value is l.3517knisR (3.25 times higher). 
If the phase difference between the converter output current and voltage, e is limited 
to a narrow margin, the reinjection transformer rating can be greatly reduced but the 
response speed of the converter system will be decreased. For instance if jB±7r/21 < 10°, 
the maximum RMS value of the current will be 0.4721knisR, which is only 1.14 times 
the minimum value. 
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The primary winding current of the reinjection transformer 
(3.73) 
can be expressed as 
(3.74) 
The RMS value of the primary winding current is 
IjpRMS = 2kjkn sin .!!_IsR. / 1- ~ cos(2B) = 0.3389knisR\/l - 0.955 cos(2B) (3.75) 
12 v 7r 
According to the expression above the primary winding current of the reinjection 
transformer reaches its maximum RMS value (0.4738knisR) at the operation state 
( e = ±7r /2). The rated values of the reinjection transformer are summarized in Ta-
ble 3.2. 
Table 3.2 Reinjection Transformer Ratings 
Primary Winding Secondary Windings 
fundamental 
frequency FReinj = 6Fsource FReinj = 6Fsource 
phase voltage 
peak value UjpeakP = l.0884k;1 (1 + ks)VsR UjpeakS = 0.7126k;1 (1 + ks)VsR 
phase voltage 
RMS value UjRMSp = 0.8887k;1 (1 + ks)VsR UjRMSs = 0.5818k;1(1 + ks)VsR 
phase current IjRMSp 
RMS value = 0.3389knisRVl - 0.955 cos 2B IjsRMS = knisRV1+0.827 cos2B 
Reinjection switches 
As the reinjection bridge is connected directly across the de capacitor the maximum 
voltage of the GTO-Diode pairs in the reinjection bridge is the same as the capacitor 
voltages. 
(3.76) 
The currents of the GTOs and Diodes in the reinjection bridge are related to the 
reinjection transformer primary winding current ij which is shown in Figure 3.8 (c). 
The current ij depends on the system operating state, i.e. the amplitude of the system 
current and the phase angle displacement between the converter system current and 
voltage. Each GTO-Diode arm in the reinjection bridge conducts for 30° every 60°. 
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But the reinjection transformer primary winding current passes through the GTO or 
the diode depending on the actual flowing direction of the current. If the output 
current of the converter system leads the corresponding output voltage by an angle 
e (-7r < e < 7r), the primary winding current of the reinjection transformer can be 
expressed as 
(3.77) 
In order to obtain a 3-level voltage across the reinjection transformer primary winding, 
the two GTOs on the diagonal of the reinjection bridge are not fired to on-state in the 
same interval of 30°, but with a 20° overlap. This firing control strategy causes the 
currents in the GTO and Diode of the two diagonal pairs to be different according to 
the specific operating condition. 
Because the current waveforms of the four reinjection switch pairs are the same in steady 
state, the GTO and diode in Sj1 are chosen as the example for the derivation of current 
rating, and the GTO in Sj1 is fired to on state in the interval 8+7r /18 s wt s B+47r /18. 
It is difficult to give an expression for the derivation of the current ratings of the GTO 
and Diode for all operation conditions. The derivation has to be performed in several 
different states based on the phase angle displacement between the converter output 
current and voltage. 
(1). -7f < e < -357r/36 
For this case the currents through the GTO and the Diode are 
. ( ) {(J3-l)kjknlsRsin(wt-7r/l2) 8 + 7r/l8 <wt< -lh/12 
'ljG wt = 
0 -lh/12 <wt< e + 7r/3 
0 e + 7r/18 <wt< -lh/12 
(J3-l)kjknlsRsin(wt-7r/l2) -lh/12 <wt< 8 + 7r/6 
(J3-l)kjknfsRsin(wt-7r/4) 8 + 7r/6 <wt< 8 + 27r/9 
0 e + 27r /9 <wt< e + 7r /3 
and the corresponding RMS currents of the GTO and the Diode are 
3 357r 7r -[-- -e+o 5sin(2B- -)] 
27r 36 . 18 
3 417r . 27r . 27r 
-[- + e - sm(-) sm(2B + -)] 
27r 36 9 9 
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For this case the currents through the GTO and the Diode are 
e + 1f/18 <wt< -31f/4 
-31f/4 <wt< e + 21f/9 
e + 21f /9 <wt< e + 1f /3 
e + 1f /18 <wt< e + 1f /6 
e + 7r/6 <wt< -31f/4 
-31f/4 <wt< e+1f/3 




3 351f . 1f 
IiGRlvl8 = (v'3-l,)k3·knisR -[- + e - 0.5 sm(2B - - )l (3.84) - 21f 36 . 18 -
3 291f 21f 21f 
IjDRMS = (v'3-1)kjknisR -[-- - B- cos(-) cos(2B + -)] (3.85) 
21f 36 9 9 
(3). -111f/12 < e < -1f/12 
For this case the currents through the GTO and the Diode are 
i;c( wt)= {~(./3- l)k;k,,fsRsin( wt-1' / 4) e + 1f /18 <wt< e + 1f /6 e + 7r/6 <wt< e + 21f/9 
e + 21f /9 <wt < e + 1f /3 
and the corresponding RMS currents of the G TO and the Diode are 
3 1f . 1f 1f 
IjGRMS = (J3-1)kjknisR -[- - sm(-) cos(2B - -)] 
21f 18 18 9 
31f ,1f 1f 
IjDRMS = (J3-1)kjknisR -[- - sm(-) cos(2B + -)] 
21f 9 9 18 
For this case the currents through the GTO and the Diode are 
ijc(wt) ={(~-l)kjknisR sin(wt-1f /12) 
-(J3-1)kjknisRsin(wt-1f /4) 
e + 1f /18 < wt < 1f /12 
1f/12 <wt< e + 7r/6 
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IjGRMS = (J3-l)kjkn1sR ~[~ + e - sin(~) sin(2e + 2; )] 
IjDRMS = (J3-l)kjknisRJ 2~ [~ - e + 0.5 sin(2e - ~)] 
(5). 7r/36 < e < 7r/12 
For this case the currents through the GTO and the Diode are 
e + 7r /18 <wt< e + 7r /6 
e + 7r / 6 < wt < 7r / 4 
7r / 4 < wt < e + 7r /3 
3 77r 27r 27r 
IjGRMS = (J3-l)kjknisR -[- - e - cos(-) cos(2e + -)] 
27r 36 9 9 
IjDRMS = (J3-l)kjkn1sRJ 2~[e - ~ - 0.5sin(2e - ~)] 
(6). 7r/l2 < e < l17r/12 
For this case the currents through the GTO and the Diode are 
3 7r . 7r 7r 
IjDRMS = (J3-l)kjknisR -[- - sm(-) cos(2B - - )] 
27r 18 18 9 
(7). ll7r/12 < e < 7r 
For this case the currents through the GTO and the Diode are 
3 377r . 7r 
IjGRMS = (J3-l)kjkn1sR -[- - e + 0.5sm(2B - -)] 
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3 317r 21f . 21f 
IjDRMS = (V3-l)kjknisR -[B - - - sin(-) sm(2B + -)] 
21f 36 9 9 
(3.105) 
Based on the RMS current expressions described above, it is clear that the RMS current 
ratings of the GTOs and Diodes in the reinjection bridge are related to the operatng 
condition of the output current amplitude and the phase angle displacement between 
the output current and voltage. 
RMS Current of GTO in Reinjection Bridge 
0 
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Figure 3.9 The Reinjection Switch RMS Current Versus Power Angle 
Figure 3.9 shows the variation of IjGRMs/(knisR), IjDRMs/(knisR) and the reinjection 
RMS current with B. The curves show that the RMS currents of the GTO and Diode in 
the reinjection bridge under the nominal operating condition vary with the converter 
power factor. A higher power factor results in lower RMS current in the reinjection 
bridge. The maximum RMS current for the reinjection GTO and Diode is 
(3.106) 
These maximums take place at the operating conditions: B = 1J;f and B = - 1:f;f for 
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the GTO and Diode respectively, while the minimum RMS current for the reinjection 
GTO and Diode is zero at the operation conditions: B = - 3:; and B = ;, respectively. 
D.C. side capacitance 
Referring to equations 3.2 to 3.4, equations 3.5 to 3.7 and equations 3.9 to 3.121, the 
rated de average voltage of the de capacitor is 
(3.107) 
where kn is the turns ratio of the interfacing transformers (kn : 1 for Y/Y transformer 
and kn : v'3 for Y/ 6. transformer). 
As the analysis is based on a constant capacitor voltage, the de capacitor must be 
sufficiently large to ensure that the capacitor voltage ripple is within acceptable limits 
to suppress harmonics caused by the capacitor voltage fluctuation. The de capacitor 
voltage ripple is determined by the capacitor current of the stable operating state (i.e. 
without de component current). For a 12-pulse convertor, if the output current of the 
converter system is an ideal sine wave, ( /2IsR sin wt), the full cycle stable state current 
of the de capacitor is 
0 <wt< 7r/6 (3.108) 
Then the capacitor ripple voltage can be expressed as 
1 lwt Vc12rp(wt) = -
0 
icl2(wt)dwt 
w 12 0 
2/2knisR 7r [ 7r 7r J = cos ( - ) cos ( - ) - cos (wt - - ) 
wC12 12 12 12 
0 <wt< 7r /6 (3.109) 
and the peak to peak value of the ripple voltage is 
(3.110) 
For the reinjection system the full cycle stable current of the de capacitor is given by 
idc(wt) = 
/2knisR[(l - kj) sin( wt - ~) 
+(1 + kj) sin( wt)] 
2/2knisR cos{; sin( wt - {;) 
/2knisR[(l + kj) sin(wt- {;) 
+(1 - kj) sin( wt)] 
0 <wt< rs 
rs< wt<~ 
zi: <wt< zi: g 6 
(3.111) 
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The de capacitor ripple voltage of the reinjection system can be obtained by integration 
of the current, i.e. 
Vdc(wt) = 
v'2:<JsR [(1- kj)(cos ~ - cos( wt - ~)) 
+(1 + kj)(l - cos wt)]+ Vdc(O) 
2v'2knisR cos :!I... [cos :!I... 
wC 12 36 
-cos(wt- {;)] +vdc(rs) 
v'2'.;JSR[(l + kj)(cos rs - cos(wt- U) 
+(1- kj)(cos(7r/9) - cos wt)]+ Vdc(~) 
0 <wt< rs 
rs <wt<~ 
2I <wt< 2I 9 6 
(3.112) 
The peak to peak ripple voltage of the reinjection system, VppR, can be derived from 
the equation above, and is given by 
TT _ 2./2knlsR (}!_) [l _ (}!_)] ;:::::! 1.04 X 10-2knlsR 
v ppR - wC cos 12 cos 36 wC (3.113) 
And thus Vppri2/V";,pR ;:::::J 8.95, which means that the reinjection system can use a greatly 
reduced size capacitor for the same ripple amplitude. 
3.3 THE SERIES CONNECTED BRIDGE SCHEME 
3.3.1 Operating Principle 
Figure 3.10 shows the reinjection voltage source converter system, in which the two 
main bridges are connected in series to obtain higher de output. The series connected 
bridge scheme possesses the advantage that the output de current does not pass through 
the reinjection components. This is achieved by connecting the reinjection transformer 
secondary winding between the bridge neutral and the common node of the two de 
capacitors in series. 
With reference to Figure 3.10 the voltages across the two main YY and Yb.. connected 
bridges, are respectively: 
Vyy = Ucy +uj 
Vy-0. = Uc-0. - uj 
If the de capacitor voltages are the same (Ucy = Uc-0. = Uc) and equal to the de 
capacitor voltage Ude in Figure 3.1, the output voltage waveforms of the two main 
bridges are the same as those of the waveforms of the configuration in Figure 3.1. The 
operating principle of the series connected bridge scheme is the same as the parallel 
connected bridge scheme, except that the reinjection components do not carry the de 
current component of the main bridges, and that the reinjection bridge has to withstand 
twice the voltage 2Uc. Therefore the analysis of the series connected bridge scheme 
can be simplified. 
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Figure 3.10 The Series 3-Level ESEDS reinjection VSC 
3.3.2 Analysis of the Voltage Waveforms 
By using the same trigger pattern shown in Figure 3.2 the Y .6.. connected bridge produce 
the phase output voltage 
00 
Vi}.a(wt) = L V.6anUc.6 sin(nwt) (3.114) 
n=l 
where 
2[1- (-lrJ { [ . n7r . n7r n7r ] } n7r 
n7r 1 + 2kj 8 sm( 6 ) sm( l2) cos( '36) - 1 cos( 6 ) 
for n= 1,2,3, ... (3.115) 
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The YY connected bridge produce the phase output voltage 
00 
Vy a( wt)= L VYanUcy sin(nwt) for n = 1,2,3, · · · (3.116) 
n=l 
where 
4[1 - (-1rJ { [ . n1f . n1f n1f ] } 2 n7r 
Vy an 
3
n1f 1 + 2kj 8 sm( 6 ) sm( l2) cos( 3'6) - 1 cos ( 6 ) 
for n = 1, 2, 3, .. · (3.117) 
The output (or primary side) ac voltage, VA, is the sum of vya(wt) and VLJ.a(wt), namely 
(3.118) 
where kn is the Y /Y interface transformer turns ratio, and the half cycle levels of the 
output phase voltage are: 
(1- 2kj)/3 0° <wt< 10° 
1/3 10° <wt< 20° 
(1+2kJ)/3 20° <wt< 30° 
(1+2kJ)/3 + (1- 2kj)//3 30° <wt< 40° 
1/3+1//3 40° <wt< 50° 
(1- 2kJ)/3 + (1+2kj)//3 50° <wt< 60° 
2(1- 2kj)/3 + (1+2kj)/Y3 60° <wt< 70° 
VA 
2/3+1//3 70° <wt< 80° 
2(1+2kj)/3 + (1- 2kj)//3 80° < wt < 100° (3.119) 
kn Uc 
2/3+1/\13 100° <wt< 110° 
2(1- 2kj)/3 + (1+2kj)//3 110° <wt< 120° 
(1- 2kj)/3 + (1+2kj)//3 120° < wt < 130° 
1/3+1//3 130° < wt < 140° 
(1+2kj)/3 + (1- 2kj)//3 140° <wt< 150° 
(1+2kj)/3 150° < wt < 160° 
1/3 160° < wt < 170° 
(1- 2kj)/3 170° < wt < 180° 
The total RMS value of the output phase voltage is given by the expression 
VARMS = kn~C V36 + 18,/3 + 4(24 - 12J3)kJ (3.120) 
the peak level of its fundamental component being: 
(3.121) 
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and the peak level of its nth harmonic component: 
n = 1, 2, · · · (3.122) 
It is obvious that 
{ 
0 n I- 12k ± 1, k = 1, 2, · · · 
VAn = 4knUc {1+2k ·[ 4(-l)k cos(!!:I!.)-1]} n = 12k ± 1, k = 1, 2, · · · 
mr J J6+V2 36 
The total harmonic distortion of the phase output voltage, TH Dv, is given by 




and the reinjection transformer turns ratio required to minimize the total harmonic 
distortion is 
21 . r;; ( 7r . 7r ) kj=(4 +3v3) 4cos( 36 )sm( 12)-1 ~0.3273 (3.125) 
which is half of that of the previous scheme, and produces the same minimum output 
voltage THD, i.e. 
THDvmin = 5.093. (3.126) 
The reinjection voltage, the voltages across the two main bridges, the two bridge and 
the converter system output output voltage waveforms are shown in Figure 3.11. 
3.3.3 Analysis of the Current Waveforms 
The output current can be obtained directly from the results of the previous analysis, 
because the two converters are connected to voltage sources with the same character-
istics and they produce the same voltage at the interface transformers. 
As the reinjection components are connected in a different way from the previous 
scheme, some of the current waveforms of the converter system need to be analyzed in 
detail. 
The ac side currents of the two main bridges are the same as in the previous scheme, 






ib(wt) ic(wt)]T (3.127) 
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Figure 3.11 The Voltage Waveforms of the Series 3-Level ESEDS-VSC 
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and the Y / ~ connected interface transformer line currents are given by 
Jy t:,. (wt) [it:,.a(wt) it:,.b(wt) it:,.e(wt)]T = knio(wt + 30°) 
kn[iA(wt + 30°) iB(wt + 30°) ic(wt + 30°)]T (3.128) 
The de side currents of these two six-pulse converters are determined by the interface 
transformer secondary currents and the switching state combinations of the converter 
valves. For steady operation the de side currents can be described by the interface 
transformer currents and the switching functions, fs6. and fsY for Y /Y and Y / ~ con-
nection converters respectively. 
[ 0 -1 0 l 0 <wt< n-/3 
[ 1 0 0 l 7r/3 <wt< 27r/3 
fsy(wt) = [ 
0 0 -1] 27r/3 <wt< 7r 
(3.129) 
[ 0 1 0 l 7r <wt< 47r/3 
[-1 0 0 l 47r/3 <wt< 57r/3 
[ 0 0 1] 57r/3 <wt< 27r 
[ 0 -1 0 l 0 <wt< 7r/6 
[ 1 0 0 l 7r /6 < wt < 37r /6 
[ 0 0 -1] 37r/6 <wt< 57r/6 
fst:,.(wt) = [ 0 1 0 l 57r / 6 < wt < 17r; 6 (3.130) 
[-1 0 0 l 77r/6 <wt< 97r/6 
[ 0 0 1] 97r /6 <wt< lb /6 
[ 0 -1 0 l ll7r/6 <wt< 27r 
The de side currents, iy de and it:,.de are given by 
iYde(wt) = fsy(wt) · Jyy(wt) (3.131) 
it:,.de(wt) = fst:,.(wt) · Jyt:,.(wt) (3.132) 
The reinjection transformer primary current, ij is the addition of currents iy de and 
it:,.de, i.e. 
where kj = 0.3273 is the turns ratio of the reinjection transformer. 
The reinjection bridge de side current ijde is given by 
ijde(wt) = fsj(wt) · ij(wt) 
(3.133) 
(3.134) 
where fsj(wt) is the switching state function of the reinjection bridge, which operates 
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at six times the fundamental frequency of the power system, and is given by 
-1 0 <wt< 7r/18 
0 1f /18 < wt < 21f /18 
fsj(wt) = 1 21f /18 < wt < 41f /18 (3.135) 
0 41f /18 <wt< 57r /18 
-1 57r/l8 <wt< 7r/3 
With reference to Figure 3.10, the current through the de capacitor icy is given by 
(3.136) 
Based on the analysis discussed above the resulting reinjection system current wave-
forms are shown in Figure 3.12. 
3.3.4 Component Ratings 
Most of the components ratings can be directly obtained from the previous results, 
therefore, only those that are different will be discussed in detail. 
The calculations are based on the same nominal fundamental apparent power rating 
Interface transformers 
The interface transformers have the same ratings as before and, therefore, the summa-
rizing table is repeated here. 
Table 3.3 Interface transformer ratings 
Y /Y connection transformer Y / ~ connection transformer 
peak 
phase voltage UpeakY = 1.2006(1 + ks)VsR Upeak6. = 1.0398(1 + k.)VsR 
RMS 
value URlvIS = 0.5818(1 + ks)VsR Um.Is= 0.5818(1 + k.)VsR 
voltage fund a-
mental UfRMS = 0.5(1 + ks)VsR UtRMS = 0.5(1 + ks)VsR 
phase RMS 
value I ARMS = IswJl + B hm.1s = Ism/l + B 
current fund a-
mental IAJRMS = IsR IAfRMs = IsR 
where in Table 3.3 ks= Xs/(VsR/IsR) and B = 1.5556 X 10-6 (1+1/ks) 2 . 
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Figure 3.12 The Current Waveforms of the Series 3-Level ESEDS-VSC 
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Main switches 
The main switches have the same voltage ratings, the maximum voltage across each 
arm being 
(3.137) 
The current ratings are related to the power angle e. The GTO's and Diode's RMS 
currents for the full range of operation ( -7f < e < 7f) are given by: 
and 
Reinjection transformer 




The reinjection transformer has lower current ratings compared with the previous 
scheme, because now the windings currents do not have a de component. 
Because the reinjection transformer primary winding is connected through the reinjec-
tion GTO-Diode bridge to the de capacitors, the maximum voltage across the reinjec-
tion transformer primary winding is the sum of the voltage of the two de capacitors. If 
the capacitance of the two de capacitors is large enough the voltage amplitude across 
the reinjection transformer primary winding is the sum of the two capacitor de average 
voltages. 
1fk~ 1 J2VAR -1 
UjpeakP = 2Uc = 2[l + 2(4 cos(-£) sin(:&) - l)kj] = 2.l768kn (1 + ks)VsR (3.140) 
The primary winding rated RMS voltage can be derived from the waveform of the 
reinjection voltage in Figure 3.11 (a), i.e. 
(3.141) 
The peak and rated RMS voltage of the reinjection transformer secondary windings 
can be obtained by multiplying those of the primary by the turns ratio kj(= 0.3273). 
The frequency of the reinjection current is 6 times the power frequency. Under nominal 
operation conditions a complete cycle of the current in the secondary winding of the 
reinjection transformer can be expressed as 
ijs = iC,,.dc(wt) - iYdc(wt) (3.142) 
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The de output currents of the two bridges iYdc(wt) and il::,dc(wt) are given by 
and 
. ( ) { V°2knisR cos( wt+ 8) 
'll::,dc wt = 
V°2knfsR cos( wt+ 8 - 7r/3) 
0 <wt< n/3 
0 <wt< 7r/6 
7r/6 <wt< 7r/3 
(3.143) 
(3.144) 
where -7[ < e < 7r is the phase difference between the fundamental components of the 
reinjection system output current and voltage. By substituting the expressions of iy de 
and il::,dc into ijs, the reinjection transformer secondary winding current becomes 
. ( ) { -2V°2knisRsin({;)sin(wt+8-7r/12) 
'ljs wt = tri 
2y 2knfSR sin({;) sin( wt+ 8 - 7r /4) 
0 <wt< 7r/6 
7r /G < wt < 7r /3 
(3.145) 
The RMS value of this current is 
. 7r v 3 IjsRMS = 2knisR sm 
12
1 - ; cos(W) (3.146) 
The minimum value of the RMS current is 0.1099knisR and its maximum 0.7237knisR 
(6.5856 times higher). The minimum RMS value corresponds to the operation of unity 
power factor. The maximum RMS value corresponds to the operation of zero power 
factor, i.e. a higher power factor results in a lower reinjection current. 
The primary winding current of the reinjection transformer is obtained by multiplying 
the secondary current by the turns ratio of the reinjection transformer kj. 
The rated values of the reinjection transformer are summarized in Table 3.4. 
Table 3.4 Reinjection Transformer Ratings 
Primary Winding Secondary Windings 
fundamental 
frequency FReinj = 6Fsource FReinj = 6Fsource 
phase voltage 
peak value UjpeakP = 2.1768k;;-1(1 + ks)1fsR UjpeakS = 0.7126k;;-1(1 + ks)1fsR 
phase voltage 
RMS value UjpRMS = l.7773k;:;-1(1 + ks)1fsR UjRMSs = 0.5818k;:;-1(1 + ks)1fsR 
phase current IjpRMS IjsRMS 
RMS value = 0.1694knisRV1 - 0.955cos28 = 0.5176knfsRV1 - 0.955 COS 28 
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Reinjection switches 
The reinjection switch voltage rating is twice that of the previous scheme, and the 
current rating is half of the previous scheme. The RMS current ratings of the GTO's 
and diodes depend on the power angle e. Figure 3.13 shows the relations between 
IjGRMS, ljDRMS and e. 
RMS Current of GTO in Reinjection Bridge 
o~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ 
-180° -120° -60° o0 60° 120° 180° 
RMS Current of Diode in Reinjection Bridge 
0'--~~~---.J'--~~~---.J~~~~-->~~~~--'-~~~~--'-~~~~-' 
-180° -120° -60° 0° 60° 120° 180° 
RMS Current of Reinjection Current 
0'--~~~---''--~~~---'~~~~---'~~~~--'-~~~~--'-~~~~-' 
-180° -120° -60° 0° 60° 120° 180° 
8 in degree 
Figure 3.13 The Reinjection Switch RMS Current Versus Power Angle 
The maximum RMS current for the reinjection GTO and Diode is ljGDRMSmax 
O.l376knlsR, while their minimum RMS current is 0. 
102 CHAPTER 3 MULTI-LEVEL ESEDS-REINJECTION VSC 
D.C. side capacitance 
The rated de average voltage of the two de side capacitors is 
(3.147) 
The peak to peak value of the ripple voltage for a conventional 6-pulse convertor system 
lS 
TT _ .f2knisR [l _ ( / 6)] ,.__, O.l895knisR Yppr6 - c COS 7f ,..., c 
w 6 (.<) 6 
(3.148) 
For the reinjection system a full cycle of the steady state current of the de capacitor is 
given by 
V'2knisR[(l - kj) sin(wt - 7r/6) 
+kj sin( wt)] 
V'2knisRsin(wt - 7r/6) 
V'2knisR[(l + kj) sin(wt- 7r/6) 
0 <wt< 7r/l8 
7r/l8 <wt< 7r/9 
-kj sin( wt)] 7r /9 <wt< 7r /6 
V'2knisR[(l + kj) sin(wt - 7r/6) 
-kj sin(wt - 7r/3)] 
V'2knisRsin(wt - 7r/6) 
V'2knisR[(l - kj) sin(wt - 7r/6) 
+kj sin(wt - 7r /3)] 
7r/6 <wt< 27r/9 
27r /9 <wt< 57r /18 
57r/18 <wt< 7r/3 
(3.149) 
The de capacitor ripple voltage of the reinjection system can be obtained by integration 
of the current, i.e. 
Vdc(wt) = 
v'2:c?sR [(1 - kj )(cos( 7r /6) - cos( wt - 7r /6)) 
+kj(l - cos wt)]+ \!jo 
v'2~(fsR [cos(7r/9) - cos( wt- 7r/6)] + \!jo 
v'2~(fsR [(1 + kj) (cos( 7r /18) - cos( wt - 7r /6)) 
-kj(cos(7r/9) - coswt)] + \!jo 
v'2~(fsR [ (1 + kj) (1 - cos( wt - 7r /6)) 
-kj(cos(7r/6) - cos(wt - 7r/3))] + \!jo 
v'2~(fsR[cos(7r/l8) - cos(wt - 7r/6)] + \!jo 
v'2~(fsR [(1 - kj) (cos( 7r /9) - cos( wt - 7r /6)) 
+kj(cos(7r/l8) - coswt- 7r/3)] + \!jo 
0 <wt< 1~ 
~<wt<~ 
2I <wt< 2I 9 6 
2I <wt < 27!" 6 9 
27r <wt< 57!" 
9 18 
57!" <wt< 2I 
18 3 
(3.150) 
where \!jo = (V'J,/2- -/6/4)knisR/(wC). The ripple voltage peak to peak value of the 
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reinjection system, VppR, can be derived from the equation above, and is given by 
TT _ V'iknisR [l _ ( / 6)] ,....., 0.1895knisR v ppR - wC cos 7r ,....., wC . (3.151) 
As Vppr6 = VppR, the reinjection system must use the same size of capacitors as the 
conventional 6-pulse converter for the same ripple amplitude. 
3.4 CONCLUSIONS 
The Multi-Level ESEDS-Reinjection VSC is implemented by adding a reinjection self-
commutated bridge and a reinjection transformer. The voltage waveforms across the 
two main bridges are the multi-level approximation of a fully symmetrical ESEDS 
waveform with minimum THD voltage for the specified level number. 
The Multi-Level ESEDS-Reinjection configuration is not suited to high level numbers, 
because these would require complicated structures for the reinjection transformer and 
bridge. 
The Multi-Level ESEDS-Reinjection VSC with a reinjection transformer provides the 
commutation condition of low voltage stress for the main bridge switches. Although 
that is not an exact ZVS soft switching condition, the switching losses can still be 
greatly reduced. 
The main advantages of the Multi-Level ESEDS-Reinjection configuration are the ab-
sence of capacitor voltage balance problems and the free control of active and reactive 
powers, because there is no need to draw the currents with de component from internal 
nodes of the de capacitor bank. The main disadvantage is the need of a reinjection 
transformer with relatively high power losses despite its small size (for its operation 
frequency is six times the fundamental frequency). 
The parallel and series connected main bridge schemes are suited for different require-
ments. The parallel scheme reduces the size of capacitor by a factor of 9 when compared 
to the 12-pulse converter, but requires a higher rated reinjection transformer; the se-
ries scheme needs the same size of capacitor as the 6-pulse converter, but requires a 




THE MLVR WAVEFORM GENERATING CIRCUIT 
4.1 INTRODUCTION 
Due to the low voltage ratings of the power switch devices a high voltage self-commutated 
converter system requires either the direct series connection of power switches or the 
series combination of converter bridges. Because the series combination of converter 
bridges needs isolated transformer windings for the individual bridges, this solution 
is uneconomical for high power and high voltage applications. The direct series con-
nection of power switches is an effective solution, but presents steady and dynamic 
voltage balancing problems that requires the use of special control strategies and topo-
logical structures. The multi-level conversion concept has been developed to solve 
the steady and dynamic voltage balancing problems by means of asynchronous firing 
control of the series connected power switches and complicated converter topological 
structures. 
The use of soft switching techniques reduces switching losses in the power switches 
and improves their performance. The main problem with soft switching for high power 
converters is the complexity of the extra circuit required to provide the ZVS or ZCS 
conditions. 
The multi-level voltage reinjection (MLVR) concept discussed in this chapter combines 
the advantages of the reinjection, multi-level conversion and soft switching concepts to 
form a high performance ac-dc converters for high power applications. 
The use of fully symmetrical multi-level reinjection voltage waveforms either ESEDS 
or Linear symmetrical reinjection provides step by step variant voltages to the main 
bridges and a zero voltage level in which the power switches change their switching 
states. This solution has the following effects: 
1. The step by step voltage variation reduces the harmonic distortion and the dV / dt 
stress at the de and ac sides. Thus the use of harmonic and high frequency filters 
is not required. 
2. The provision of a controllable length period of zero voltage condition ensures 
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that the series connected switches in the main bridges change their switching 
state synchronously without the dynamic voltage balance problem. Thus only 
resistors in parallel with the series connected switching devices are needed for 
steady voltage balancing. 
3. The zero voltage switching condition starts before the switching process and fin-
ishes after the switching process, thus the storage energy in the parasitic capaci-
tors and stray inductors can be returned to the system, instead of being consumed 
in the switching devices and their snubbers. The converter main bridges are thus 
of simple structure without snubber requirements. 
Having explained that the step voltage simplifies the main bridges design as well as their 
firing control and topological structure, the question remaining is the implementation 
of the periodically varying MLVR waveforms for the main bridges. 
The fully symmetrical multi-level reinjection waveforms across the two main bridges 
can be decomposed into their de and ac components, and these have been generated 
in the previous chapter by adding and subtracting an isolated ac voltage source to 
the de voltage of the two main bridges. However the need for isolation requires the 
use of a reinjection transformer and winding limitations results in lower level numbers; 
and moreover that scheme operates without the advantages of the exact soft switching 
condition. 
Another way of generating the fully symmetrical reinjection voltage waveforms is to 
supply the de source voltage to the two main bridges via a controllable voltage divider. 
The de voltage divider distributes the de voltage to the bridges in periodically varying 
multi-level steps with zero voltage level. In this way only one circuit is used to generate 
the required waveforms to the two main bridges, and thus the cost and complexity are 
reduced. 
Although each pole (a phase leg of a 3-phase converter) in conventional multi-level 
voltage source converters can be treated as a controllable de voltage divider and used 
to generate the required waveforms, their topological structure is very complex, par-
ticularly for high level numbers. Therefore there is a need to simplify the topological 
structure of high level numbers. 
The single phase multi-level diode clamped (MLDC) converter will be the main sub-
ject of discussion, but possible ideas for the development of the multi-level capacitor 
clamped (MLCC) VSC and multi-level cascaded H-bridge (MLCHB) VSC will also be 
given. 
4.2 SWITCHING DEVICE CLAMPED TOPOLOGY STRUCTURE 
For voltage source converters the high de voltage has to be shared between series 
connected capacitors, and similarly, a number of power switches need to be connected 
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in series to withstand the high voltage, which is much higher than their individual 
voltage rating. Thus there are multiple intermediate nodes available for multi-level 
purpose, and thus only the addition of clamping diodes or clamping valves add to the 
converter cost. 
The following discussion on the topological structure for high voltage application aims 
at reducing the number of clamping switches for the multi-level reinjection circuit. 
The reinjection solution achieves good steady and dynamic voltage balance of the main 
bridge switches; this is partly due to the fact that the main bridge switch commutations 
occur at zero voltage level and that the voltages across the two main bridges are 
controlled to vary level by level. 
An increase in the level number provides further harmonic reduction and improves the 
steady and dynamic voltage balance because the switches are clamped to the capacitors 
with equal voltage, and the output voltage waveform is controlled to change level by 
level. 
However, the level number can not be too high due to the additional costs involved. The 
following topological configurations are described in the next subsections to reduced 
the number of clamping switches: 
1. Series Connected Main Switches and Independent Diode clamping Paths 
2. Series Connected Main Switches and Asymmetrical switch Clamping Paths 
3. Binary Grouped Controllable Asymmetrical switch paths 
The following symbols are used to compare the different topological configurations: m 
is the level number, Vdc is the rated de voltage of the converter system obtained from 
some stable de source, VL = Vic/(m -1) is the voltage across every de capacitor, VL is 
the standard nominal voltage unit, both for the de capacitor and also for the clamping 
switch or diode and main switch assembly. 
4.2.1 Diode Clamped Topology 
Figures 4.1 and 4.2 show one phase of the topological structures of the MLDC-VSC 
(Multi-Level Diode Clamped Voltage Source Converter), from two-level to m-level. In 
them-level converter the clamping diodes connected with every clamping node contain 
not two but m - 1 units, because the maximum blocking voltage across the clamping 
diodes is related to its position in the diode clamping network. 
With reference to Figure 4.2, the clamping node with potential Vi is connected by a 
group of diodes to the node between valves Gui and Gu(i+l)' and the maximum and 
minimum potentials of this node are Vm-1 and Vi respectively. 
Vi is also connected to the node between valves Gdi and Gd(i+l)' of which the maximum 
and minimum potential are Vi and Vo, thus the maximum voltage across the path 
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( d). five - level 
Figure 4.1 The Topological Structures of MLDC-VSC 
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from the node with potential Vi to the node between Gui and Gu(i+l) is v;n-1 - Vi = 
( m - 1 - i) VL; also the maximum voltage across the path from the node with potential 
Vi to the node between Gdi and Gd(i+l) is Vi - Vo = iVL. 
Thus the number of the clamping diodes connected with every level node is ( m - 1), 
and the clamping path from the node with potential Vi to the main upper switches is 
formed by ( m - 1 - i) clamping diodes, while the clamping path from the node with 
potential Vi to the main down switches is formed by i clamping diodes. For am-level 
converter there are ( m - 2) inner nodes needed to be clamped to, therefore the number 
of the total clamping diodes is given by 
Ncn = (m - 1) x (m - 2) (4.1) 
The required number of main switches is easier to determine. Since the output Uj 
(referring to Figure 4.2) is varied from Vo to V(m-l) for am-level converter, the max-
imum voltage across the path from the output terminal to the lowest level node is 
V(m-1) - Vo= (m - l)VL, and the maximum voltage across the path from the highest 
level node to the output terminal is also V(m-1) - Vo= (m - l)V£. The number of the 
main switches is therefore 2(m -1). 
The switching patterns for generating m levels are listed in Table 4.1. The firing 
principle of the MLDC-VSC is to obtain Vi at the output terminal Uj, the (m - 1) 
main switches between the two nodes connected with the ith clamping diode branch 
(connected to the node with potential Vi) are fired to on-state, while the remaining 
( m - 1) switches are in off-state. In Table 4.1 '1' indicates on-state and 'O' is off-state. 
4.2.2 Asymmetrical Switch Clamped Topology 
The MLDC-VSC structure needs less main switches but more clamping diodes due to 
its independent clamping path structure. The number of the clamping diodes is nearly 
proportional to the square of the level number m. 
The multi-level VSC requires its output terminal to be connected to the different poten-
tial nodes in the appropriate time interval to produce the required voltage waveform. 
In every interval only one path to the node is in on-state, while all of other possible 
paths are in off-state. This operating feature causes the potential of the multi-level 
VSC output terminal to vary and the blocking voltage across the off-state paths also 
varies. Thus it is possible to optimize the topological structure by common use of 
the off-state switches in series for different paths, i.e. by appropriate combination of 
different paths from different level nodes to the output terminal to reduce the number 
of the clamping switches. 
The Multi-Level Asymmetrical Switch (with voltage blocking ability in one direction) 
Clamping (MLASC) topological structures from 2 tom-levels are shown in Figures 4.3, 
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Figure 4.2 The Topological Structure of m-level MLDC-VSC 
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Table 4.1 Switching Patterns of MLDC-VSC 
Uj Vo V1 . . . Vi . . . . . . V(m-j) ... V(m-2) V{m-1) 
Gu(m-1) 0 0 . . . 0 . . . 0 ... 0 1 
Gu(m-2) 0 0 . . . 0 . . . 0 ... 1 1 
. . . . . . . .. . . . . . . . . . . . . . . . 1 ... 
Gu(m-J+l) 0 0 . . . 0 . . . 0 . . . ... 1 
Gu(m-j) 0 0 . . . 0 . . . 1 ... 1 1 
Gu(m-j-1) 0 0 . . . 0 . . . 1 ... 1 1 
. . . . . . 0 . . . . . . . . . . . . ... . . . . .. 
Gu(i+l) 0 0 . . . 0 . . . 1 ... 1 1 
Gui 0 0 . . . 1 . . . 1 ... 1 1 
Gu(i-1) 0 0 . . . 1 . . . 1 ... 1 1 
. . . . . . 0 . . . . . . . . . . . . ... . . . . .. 
Gu2 0 0 . . . 1 . . . 1 ... 1 1 
Gui 0 1 . . . 1 . . . 1 ... 1 1 
Gd(m-1) 1 1 . . . 1 . . . 1 ... 1 0 
Gd(m-2) 1 1 . . . 1 . . . 1 ... 0 0 
. . . . . . 1 . . . . . . . . . . . . ... . . . . .. 
Gd(m-J+l) 1 1 . . . 1 . . . 1 ... 0 0 
Gd(m-jl 1 1 . . . 1 . . . 0 ... 0 0 
Gd(m-j-ll 1 1 . . . 1 . . . 0 ... 0 0 
. . . . . . 1 . . . . . . . . . . . . ... 0 . .. 
Gd(i+2l 1 1 . . . 1 . . . 0 ... 0 0 
Gd(i+ll 1 1 . . . 1 . . . 0 ... 0 0 
Gdi 1 1 . . . 0 . . . 0 ... 0 0 
. . . . . . . . . . .. . . . . . . . . . . .. . . . . .. 
Gd2 1 1 . . . 0 . . . 0 ... 0 0 
Gd1 1 0 . . . 0 . . . 0 ... 0 0 
4.4 and 4.5. With reference to Figure 4.4, the~ paths from level V(!!}) · · · V(m-1) to the 
output terminal (denoted with symbol Uj) are formed by the clamping switches (the 
horizonal ones of the upper half circuit in Figure 4.4) and main switches (the vertical 
ones in Figure 4.4) of the valves Gui to Gu(m-1)· ~ valves of the main switches (i.e. 
valves Gui to Gu(!!})) are shared by those paths. Similarly the '!ff paths from level 
Vo··· V(!!}-l) to the output terminal are formed by the horizonal clamping switches 
of the lower half circuit, and main switches of the valves Gd1 to Gd(m-l)· ~ valves 
of the main switches (i.e. valves Gd(!!}) to Gd(m-l)) are shared by those paths. Each 
clamping path in the upper half circuit consists of force-commutated switches and 
anti-parallel freewheeling diodes to allow the flow of current from level nodes to the 
output terminal, while each clamping path in the lower half circuit consists of force-
commutated switches and freewheeling diodes to allow the flow of current from the 
output terminal to level nodes. This structure ensures that the voltages across switch 
units Gu(!!}+l) · · · G(m-1) and Gdl to Gd(!!}-1)' are within the nominal level voltage at 
the steady state conditions, i.e. they are clamped to stable and equal voltage levels. 
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The commonly shared valves, i.e. valves Ga(!~-)··· Ga(m-1) and Gui··· Gu(~) are not 
clamped to individual voltage levels. Therefore some arrangement must be made for 
balancing the steady state voltages across them, but no dynamic balancing problem 
occurs due to the output voltage being changed level by level. 
For am-level converter there are (m-2) inner level nodes, if mis even, and the number 
of the total clamping switches is 








if m is odd, the number of the total clamping switches is 
m-1 m-1 m2 -1 
Ncsmo = (-2-+ 1) x -2- = 4 (4.3) 
The switching patterns to output m levels are listed in Tables 4.2, 4.3, 4.4, 4.5. In 
the tables logic symbol 'l' is used for on-state and 'O' for off state, and symbol 'x' 
indicate an arbitrary state of on or off. There are two paths from the node with 
potential V(m;1) to the output terminal when mis odd, as shown in Figure 4.3 and 
4.5. Thus the connection from the node with potential V(m;1) to the output terminal 
has multiple choices; to show these multiple choices the symbols '\7' and '6' in Table 
4.4 are used to illustrate that the two possible paths are formed by all of '\7' or '6' 
in the same column being in on state. Tables 4.4 and 4.5 list the switch patterns to 
generate individual output levels. As the switching patterns in Table 4.5 are similar to 
those of the MLDC-VSC, the forced commutated switches in the two paths from the 
clamping node with potential V( m;1) to the output terminal can be removed, requiring 
only freewheel diodes. That means the switch number can be reduced by ( m - 1), if 
the switching pattern in Table 4.5 is used. 
4.2.3 Binary Grouped Multi-Path Topology 
The Multi-Level Asymmetrical Switch Clamping structure described above uses the 
main switches to block the forward voltage, but not the clamping switches. An effec-
tive way of reducing the switches needed for the multi-level conversion further, is the 
common use of switches by different paths to share the voltage stress across them. 
The multi-level voltage source converter is a combination of a multi-level output de 
source consisting of series connected equal de sources, each with voltage VL, and a 
switch assembly which provides the controllable bidirectional current paths from the 
de voltage sources to the converter output terminal. In am-level converter there are m 
controllable paths to access the m different voltage level poles. At any instant only one 
path is in on-state to output a specific voltage level and provide a bidirectional current 
channel between the converter output terminal and the specific level pole of the de 
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Figure 4.4 The Even-Level Topological Structures of MLASC-VSC 
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(a). two - level 
(b). four - level 
Gc1,1 Gc1,2 Gc1,a Gm,4 
(c). eight - level 
Figure 4.6 The Topological Structures of BGASMP-VSC 
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Table 4.2 Switching Patterns Ae 
'U. Vo . . . v: . .. V{-7,j!:-1) V(.w) . . . V{m-j) . .. V{m-1) J i 
Gu(m-1) 0 . . . 0 ... 0 0 . .. 0 . .. 1 
. . . . . . . . . . . . . . . . . . . . . . . . . .. . .. . .. 
Gu(m-j+l) 0 . . . 0 ... 0 0 . . . 0 . .. 1 
Gu(m-j) 0 . . . 0 . . . 0 0 ... 1 . .. 1 
Gu(m-j-1) 0 . . . 0 . . . 0 0 . .. 1 ... 1 
. . . . . . . . . . . . . .. . . . . . . . . . . .. . . . . .. 
Gu(-W'+l) 0 . . . 0 . . . 0 0 ... 1 . .. 1 
Gu(-W') 0 . . . 0 . . . 0 1 . .. 1 ... 1 
. . . . . . . . . . . . . .. . . . . . . . . . . . . . . . . .. 
Gui 0 . . . 0 . .. 0 1 ... 1 . .. 1 
Ga(m-l) 1 . . . 1 ... 1 0 . . . 0 . .. 0 
. . . . . . . . . . . . . . . . . . . . . . .. . .. . .. . .. 
Ga(~) 1 . . . 1 ... 1 0 . .. 0 . .. 0 
Ga(-7,j!:-1) 1 . . . 1 ... 0 0 . .. 0 . .. 0 
. . . . . . . . . . . . . .. . . . . . . . . . . .. . . . . .. 
Ga(i+2) 1 . . . 1 . . . 0 0 ... 0 . .. 0 
Ga(i+i) 1 ... 1 . . . 0 0 . . . 0 . .. 0 
Gai 1 . . . 0 ... 0 0 . . . 0 . .. 0 
. . . . . . . . . . . . . .. . . . . . . . .. . . . . . . . .. 
Ga1 1 ... 0 . . . 0 0 . .. 0 . .. 0 
G(m-2)ul x . . . x . . . x 0 ... 0 . .. 0 
. . . . . . . . . . . . . . . . . . . . . . .. . .. . . . . .. 
G( ') 1 ... m-1 it 
G(m-j)u(j-l) x . . . x ... x 0 0 1 . .. 0 
. . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . .. 
G(T)u1 ... 
G(-W')d(-W'-1) x ... x . . . x 1 . .. 0 . .. 0 
G(T-1)a1 · · · 
G(~-l)d(~-1) 0 . . . 0 . . . 1 x . .. x ... x 
. . . . . . . . . . . . . . . . .. . . . . .. . .. . . . . .. 
Gia1 · · · Gidi 0 . . . 1 . . . 0 x . .. x ... x 
. . . . . . . . . . . . . . . . .. . . . . .. . .. . . . . .. 
Gia1 0 . . . 0 . . . 0 x . .. x ... x 
sources, while the remaining ( m -1) paths must be in off-state to prevent short circuit. 
The voltages across the (m-1) blocking paths change with the converter output voltage, 
because the de sources side terminals of the ( m -1) blocking paths are connected to the 
specific voltage levels, while their other terminals are connected to the varying voltage 
converter output terminal. If the voltage drop across the on-state path is ignored, the 
voltages across the blocking paths are VL, 2VL, 3VL, · · · , (m - 2)VL, (m - l)VL. Thus 
the number of switches needed for the different paths vary with the converter output 
voltage. 
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Table 4.3 Switching Patterns Be 
u· Vo . . . v; ... 11(%'-1) \!(~) . . . V(m-j) . .. \!(m-1) J i 
Gu(m-1) 0 ... 0 . . . 0 0 . . . 0 . .. 1 
. . . . .. . . . . . . . . . . .. . .. . . . . . . . . . . .. 
Gu(m-j+l) 0 . . . 0 ... 0 0 . . . 0 . .. 1 
Gu(m-j) 0 . . . 0 . . . 0 0 . . . 1 ... 1 
. . . . . . . . . . . . . . . . . . . .. . .. . . . . . . . .. 
Gu(%') 0 . . . 0 . . . 0 1 . .. 1 ... 1 
Gu(%'-1) 0 . . . 0 . . . 1 1 . .. 1 ... 1 
. . . . . . . . . . . . . . . . .. . . . . . . . . . . .. . .. 
Gu(i+l) 0 . . . 0 . . . 1 1 ... 1 . .. 1 
Gui 0 . . . 1 . . . 1 1 . . . 1 ... 1 
. . . . . . . . . . .. . . . . . . . .. . . . . .. . .. . .. 
Gui 0 ... 1 . . . 1 1 . .. 1 . .. 1 
Gd(m-1) 1 . . . 1 . . . 1 1 . .. 1 ... 0 
. . . . . . . . . . . . . . . . .. . .. . . . . .. . . . . .. 
Gd(m-Hll 1 . . . 1 . . . 1 1 . . . 1 ... 0 
Gd(m-j) 1 . . . 1 . . . 1 1 . . . 0 ... 0 
. . . . . . . . . . . . . .. . . . . . . . .. . . . . .. . .. 
Gd(%'+1) 1 . . . 1 . . . 1 1 . . . 0 ... 0 
Gd(~) 1 . . . 1 . . . 1 0 . . . 0 ... 0 
. . . . . . . . . . .. . . . . .. . .. . . . . . . . . . . .. 
Gd(i+l) 1 ... 1 . . . 0 0 . . . 0 . .. 0 
Gdi 1 . . . 0 . . . 0 0 . .. 0 ... 0 
. . . . . . . .. . . . . . . . . . . .. . . . . . . . . . . .. 
Gd1 1 . . . 0 . . . 0 0 . . . 0 ... 0 
G(m-2)ul x ... x . . . x 0 . . . 0 . .. 0 
. . . . . . . . . . . . . . . . . . . .. . . . . .. . . . . .. 
G( .) 1 ... m-J u 
G(m-j)u(j-1) x . . . x . . . x 0 0 1 ... 0 
. . . . . . . . . . .. . . . . . . . .. . . . . . . . . . . .. 
Gug·)ul · · · 
G(~)d(%'-1) x ... x . . . x 1 . . . 0 . .. 0 
G(.rg.-1)d1 · · · 
G(W.-l)d(W.-1) 0 . . . 0 . . . 1 x . . . x ... x 
. . . . . . . . . . .. . . . . . . . .. . . . . . . . .. . .. 
Gidl · · · Gidi 0 . . . 1 ... 0 x . . . x . .. x 
. . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . .. 
Gidl 0 ... 0 . . . 0 x . .. x . .. x 
In the Binary Grouped Asymmetrical Switch Multi-Path Voltage Source Converter 
(BGASMP-VSC), there are m paths from them individual levels to the output terminal 
but only m switches belong to individual paths, all other switches are commonly used 
by binary grouped paths (at least by 2 paths). 
The BGASMP-VSC topological structure series shown in Figure 4.6 for 2, 4 and 8 
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Table 4.4 Switching Patterns A 0 
u· J Vo Vi . . . Vi . . . V(m,;-1) ... V(m-j) . .. V{m-1) 
Gu(m-1) 0 0 . . . 0 . . . 0 ... 0 . .. 1 
. . . . .. . . . . . . . . . . . . . . . . . . . .. . . . . .. 
Gu(m-j+l) 0 0 . . . 0 . . . 0 ... 0 . .. 1 
Gu(m-j) 0 0 . . . 0 . . . 0 ... 1 . .. 1 
Gu(m-j-1) 0 0 . . . 0 . . . 0 ... 1 . .. 1 
. . . . . . . . . . . . . . . . . . . .. . .. . . . . . . . .. 
Gu(m;;H) 0 0 . . . 0 . . . 0 ... 1 . .. 1 
Gnrm-1) 0 0 . . . 0 . . . 6. ... 1 . .. 1 
\ '), I 
. . . . . . . . . . . . . . . . . . . .. ... . . . . .. . .. 
Gui 0 0 . . . 0 . . . 6. ... 1 . .. 1 
Gd(m-1) 1 1 . . . 1 . . . \l ... 0 . .. 0 
. . . . .. . . . . . . . . . . . . . .. ... 0 . .. 0 
G d(m,t1) 1 1 . . . 1 . . . \l . .. 0 ... 0 
Gd(m;;1) 1 1 . . . 1 . . . 0 ... 0 . .. 0 
. . . . . . . . . . . . . . . . . . . .. . .. . . . . .. . .. 
Gd(i+2l 1 1 . . . 1 . .. 0 . . . 0 ... 0 
Gd(i+l) 1 1 . . . 1 . . . 0 . . . 0 ... 0 
Gdi 1 1 . . . 0 . . . 0 ... 0 . .. 0 
. . . . . . . . . . . . . . . . . . . . . . . . . .. . .. . .. 
Gd2 1 1 . . . 0 . . . 0 ... 0 . .. 0 
Gd1 1 0 . . . 0 . . . 0 ... 0 . .. 0 
G(m-2)ul x x . . . x . .. 0 ... 0 . .. 0 
... . . . . . . . . . . . . . . . . .. . . ' . . . . .. . .. 
G( .) 1 ... m-1 u 
G(m-j)u(j-1) x x . . . x . . . 0 ... 1 . .. 0 
. . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . .. 
G(m21)ul,., 
G(m~l)u(m~l) x x . . . x . . . 6. ... 0 . .. 0 
G(m21)d1 ... 
G(m~l)d(m~l) 0 0 . . . 0 . . . \l ... x . .. x 
. . . . . . 0 . . . . . . . . . . . . ... . . . . . . . .. 
Gidl · · · Gidi 0 0 . . . 1 . . . 0 ... x . .. x 
. . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . .. 
G1d1 0 1 . . . 0 . . . 0 . . . x ... x 
levels converters has a pyramid-like structure. It can be extended to any number of 
levels, and the level number m is achieved with the minimum number of switches. 
For the m(log2 m = n) level single phase converter, in the first stage A, m paths are 
needed to be controlled individually to the output terminal. By binary combination 
of the first stage outputs there are ~ paths in the second stage B, and the maximum 
voltage difference between the two adjacent outputs of the second stage is (2 x 2 - 1) 
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Table 4.5 Switching Patterns B 0 
u· Vo V1 ... Vi . . . \!(m;-1) . .. V(m-j) . .. \/(m-1) J 
Gu(m-l) 0 0 . . . 0 . . . 0 ... 0 . .. 1 
. . . . . . 0 . . . . . . . . . . .. . . . ... . . . . .. 
Gu(m-j+l) 0 0 ... 0 . . . 0 . . . 0 . .. 1 
Gu(m-j) 0 0 ... 0 . . . 0 . .. 1 . .. 1 
. . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . .. 
Gu(m-tl) 0 0 . . . 0 . . . 0 ... 1 . .. 1 
Gu(m;-1) 0 0 . . . 0 . . . 1 ... 1 . .. 1 
. . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . .. 
Gu(i+l) 0 0 ... 0 . . . 1 . .. 1 . .. 1 
Gui 0 0 ... 1 . . . 1 . . . 1 . .. 1 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . .. . .. 
Gu1 0 1 . . . 1 . . . 1 ... 1 . .. 1 
Gd(m-l) 1 1 . . . 1 . .. 1 ... 1 . .. 0 
. . . . .. . . . . . . . .. . . . . . . . . . . . . . . . . .. 
Gd(m-J+l) 1 1 . . . 1 . . . 1 ... 1 . .. 0 
. . . . .. . . . . . . . . . . . . . . . . .. . . . . . . . .. 
Gd(m;}-1) 1 1 . . . 1 . . . 1 ... 0 . .. 0 
Gd(m;j1) 1 1 . . . 1 . .. 0 ... 0 . .. 0 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. 
Gd(i+ll 1 1 ... 1 . . . 0 . .. 0 . .. 0 
Gdi 1 1 . . . 0 . . . 0 ... 0 . .. 0 
. . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . .. 
Gd2 1 1 ... 0 . . . 0 . .. 0 . .. 0 
Gd1 1 0 . . . 0 . .. 0 ... 0 . .. 0 
G(m-2)ul x x . . . x . . . 0 ... 0 . .. 0 
. . . . . . . . . . . . . . . . . . . .. . . . . . . . .. . .. 
G( ') 1 · .. m-J u 
G(m-j)u(j-l) x x ... x . . . 0 0 1 . .. 0 
. . . . . . . . . . . . . . . . . . . .. . .. . . . . .. . .. 
G(m-1) .. · - 2- ul 
G( m;-1 )u(m;-1) x x . . . x . . . 1 ... 0 . .. 0 
G(m;-1)dl · · · 
G(m;l)d(m;-1) 0 0 . . . 0 . . . 1 ... x . .. x 
. . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . .. 
Gidl · · · Gidi 0 0 . . . 1 . . . 0 ... x . .. x 
. . . . . . . . . . . . . .. . . . . . . . . . . .. . . . . .. 
G1d1 0 1 . . . 0 . .. 0 ... x . .. x 
times the level voltage VL. Therefore three switches are needed to withstand this 
maximum voltage; since one of them is already provided in the first stage, only two 
must be series connected in the second stage. By the binary combination of the second 
stage outputs there are only 2
1
; 2 paths in the third stage C, and the maximum voltage 
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Table 4.6 Switching Patterns BGASMP-VSC 
GA1 1 0 0 0 0 0 0 0 
GA2 0 1 0 0 0 0 0 0 
GA3 0 0 1 0 0 0 0 0 
GA4 0 0 0 1 0 0 0 0 
GAs 0 0 0 0 1 0 0 0 
GA6 0 0 0 0 0 1 0 0 
GA7 0 0 0 0 0 0 1 0 
GAs 0 0 0 0 0 0 0 1 
Gm1 1 1 0 0 0 0 0 0 
' 
Gm,2 1 1 0 0 0 0 0 0 
GB2,1 0 0 1 1 0 0 0 0 
GB2,1 0 0 1 1 0 0 0 0 
GB3,l 0 0 0 0 1 1 0 0 
GB3,2 0 0 0 0 1 1 0 0 
GB4,l 0 0 0 0 0 0 1 1 
GB4,2 0 0 0 0 0 0 1 1 
Gc11 1 1 1 1 0 0 0 0 
' 
Gc1,2 1 1 1 1 0 0 0 0 
Gcl,3 1 1 1 1 0 0 0 0 
Gcl,4 1 1 1 1 0 0 0 0 
Gc2,1 0 0 0 0 1 1 1 1 
Gc2,2 0 0 0 0 1 1 1 1 
Gc2,3 0 0 0 0 1 1 1 1 
Gc2,4 0 0 0 0 1 1 1 1 
difference of every adjacent two output of the grouped two paths of the second stage 
switches are (2 x 2 x 2 - 1) times the level voltage VL. Therefore seven switches are 
needed to withstand this maximum voltage, and taking into account the switches in 
the first and second stages, four others must be series-connected in the third stage. 
In general therefore there are n( = log2 m) stages, every stage needing m switches to 
commonly share the maximum blocking voltage; for every stage the inputs are twice 
the outputs, and the number of total switches needed is given by 
Nsnum = mlog2 m (4.4) 
The switch patterns for generating individual levels at the converter output terminal are 
listed in Table 4.6. It clearly shows that the switches in the stages close to the converter 
output terminal are used by more paths, while the switches connected directly with 
the series connected de source levels are only used by the individual paths. 
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4.3 CAPACITOR CLAMPED AND H-BRIDGE TOPOLOGY STRUCTURE 
The topological structure of the multi-level capacitor clamped VSC (MLCC-
VSC), also referred to as multi-level floating capacitor or imbricated cell multi-level 
VSC, instead of switching devices uses clamping capacitors to form a multi-level de 
voltage divider. Because the clamping capacitors function as independent floating 
de voltage sources, these de sources can be freely combined by the self-commutated 
switching device to produce the multi-level output voltage as well as clamping the 
voltage across the switching devices connected to them. The independent nature of 
these floating capacitors makes it difficult to reduce their number. Therefore a large 
number of them is required to generate the MLVR waveforms (nearly the square of the 
level number), which makes it prohibitive for high level number applications. 
The voltage synthesis in MLCC-VSC has more flexibility than MLDC-VSC, because in 
MLCC-VSC there are multiple switching state combinations for generating a particular 
output level. The redundant combinations permit to alternate the current direction 
through the capacitors; thus the clamping capacitor voltages can be controlled by 
choosing the appropriate switching combinations. Although the selection of a switching 
combinations becomes very complicated when level number is high, the MLCC-VSC 
structure is a possible choice to be used as the de voltage divider to generate the 
required MLVR waveforms without capacitor voltage balancing problems. 
The Multi-Level Cascaded H-bridge VSC (MLCHB-VSC) can generate high level 
numbers with fewer H-bridge cells and without the need of clamping devices. The 
MLVR stair-case waveforms vary from zero to the de source voltage level in one direc-
tion. Although the cascaded H-bridge multi-level voltage divider is capable of producing 
a bipolar output voltage, it has to operate in the unipolar mode to prevent short-circuit 
via the freewheel diodes of the main bridge switches. 
The H-Bridge Voltage Divider with m-levels, shown in Figure 4.7, produces the MLVR 
stair-case waveforms without the requirement of isolated de source for each cell; the 
individual cells can be powered by the common de source. 
To form an m-level voltage divider 2(m - 1) H-bridge cells are needed, the voltage of 
the de capacitor in every cell being VL = Udc/(m -1). The ac output voltage of every 
cell in an H-bridge divider generates one level of the follow 3: 
1. the de capacitor voltage with positive polarity (when SH1 and SH4 are on and 
SH2 and SH3 off; this is referred as logic state +1), 
2. the de capacitor voltage with negative polarity (when SH1 and SH4 are off and 
SH2 and SH3 on; this is referred as logic state -1), 
3. zero voltage (when SH1 and SH2 are on and SH3 and SH4 off, or the reverse 
combination; this is referred as logic state 0). 
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By controlling the appropriate switches in every cell, vtap, the combined voltage of the 
top (m-1) cells (HBBl to HBB(m-l)' referred as group BHB) can be: 0, VL, 2VL, · · ·, 
(m - l)VL; similarly Vbot, the combined voltage of the bottom (m - 1) cells (HBA1 to 
HBA(m-l)' referred as group BHA) can also be: 0, VL, 2VL, · · ·, (m-l)VL; moreover, 
the condition vtop + Vbot = Ude, vtop ~ 0 and Vbot ~ 0 must be ensured, to match 
the de voltage Ude and provide unipolar voltages to the two main bridges. Thus the 
reinjection voltage Uj = Vbot can be controlled to output any level voltage of the m 
possible levels. 
A particular Uj = iVL (i = 1, 2, · · · , m - 1) can be generated by a large number 
of possible switching state combinations, for example; if m ~ 3 the total number of 
possible switching state combinations is 3(m-l) for the top and bottom groups. 
As an example Table 4. 7 shows for m=4, all possible combinations for the bottom 
group, the number of possible switching state combinations to generate a particular 
output level being: 
Uj = 3VL { vtop = 0 } 7 combinations for group BHB and Vbot = 3VL 1 combination for group BHA; 
Uj = 2VL { vtop = VL } 6 combinations for group BHB and Vbot = 2VL 3 combinations for group BHA; 
Uj = VL { vtop = 2VL } 3 combinations for group BHB and Vbot = VL 6 combinations for group BHA; 
Uj = 0 { vtop = 3VL } 1 combinations for group BHB and Vbot = 0 7 combinations for group BHA; 
Usable Combinations 
Vbot 0 0 0 0 0 0 0 1 1 1 1 1 1 2 2 2 3 
VA1 0 0 0 1 1 -1 -1 0 0 1 1 1 -1 0 1 1 1 
VA2 0 1 -1 0 -1 0 1 0 1 0 1 -1 1 1 0 1 1 
VA3 0 -1 1 -1 0 1 0 1 0 0 -1 1 1 1 1 0 1 
Unusable Combinations 
Vbot -1 -1 -1 -1 -1 -1 -2 -2 -2 -3 
VA1 0 0 1 -1 -1 -1 0 -1 -1 -1 
VA2 0 -1 -1 0 1 -1 -1 0 -1 -1 
VA3 -1 0 -1 0 -1 1 -1 -1 0 -1 
Table 4. 7 Switching State Combinations of 3 H-Bridges 
With larger m, the total number of possible switching state combinations increases 
sharply and so does the number of switching state combinations able to be used to 
generate a particular level. Thus by choosing the appropriate combinations for every 
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required level the voltage of every capacitor in the H-bridges can be controlled, i.e. the 
capacitor voltage can be maintained at the required value. The great number of redun-
dant switching state combinations makes the selection of the optimized combinations 
very difficult, a matter that requires further investigation. 
The number of the switches required by the H-Bridge Controllable Voltage Divider 
structure is proportional to the level number m [NMLCHB = S(m - 1)]. However 
proportionality factor of 8 is too high, and only a sizeable reduction will make this 
alternative acceptable. 
4.4 CONCLUSIONS 
This chapter has discussed the generation of the voltage reinjection waveforms. Dif-
ferent types of the controllable de voltage dividers have been investigated in terms of 
topology, number of switches required and control flexibility. The conclusions are given 
as follows: 
1. The multi-level fully symmetrical voltage reinjection waveforms can be generated 
by a controllable voltage divider without the need for isolation transformers. The 
two main bridges have to be connected in series if they are powered by this 
controllable voltage divider. 
2. For high voltage application the capacitors have to be series connected to share the 
high de voltage, only additional power switches required to form the controllable 
divider add to the converter cost; and also these switches are not involved in the 
de current path, their current ratings are relatively low as compared with the 
main bridge switches. 
3. The MLDC-VSC (Multi-Level Diode Clamping VSC), MLASC-VSC (Multi-Level 
Asymmetrical Switch Clamping VSC), BGASMP-VSC (Binary Grouped Asym-
metrical Switch Multi-Path VSC), MLCC-VSC (Multi-Level Capacitor Clamping 
VSC) and MLCHB-VSC (Multi-Level Cascaded H-bridge VSC) can all be used 
as the controllable voltage divider. 
4. The controllable voltage divider based on the MLASC-VSC or BGASMP-VSC 
topological structures uses less switches, but presents capacitor voltage balancing 
problems. 
5. The controllable voltage divider based on the MLCC-VSC or MLCHB-VSC topo-
logical structures uses more clamping capacitors for the MLCC-VSC and more 
switches for the MLCHB-VSC, but presents no capacitor voltage balancing prob-
lems. 






Figure 4.7 The Controllable H-Bridge Voltage Divider 

Chapter 5 
ANALYSIS OF THE MLVR-VSC 
5.1 INTRODUCTION 
Among the multi-level de voltage reinjection (MLVR) circuits discussed in the previous 
chapter, the asymmetrical switch clamped VSC (MLASC-VSC) structure seems to be 
the most attractive configuration for generating the required reinjection waveforms, 
because for level numbers greater than five the harmonic content of the MLVR-VSC is 
well within the present standards and the MLASC-VSC structure uses fewer switching 
devices than the MLDC-VSC, MLCC-VSC and MLCHB-VSC configurations. 
For high voltage and high power application, low reinjection levels result in high level 
voltage (VL = Ude/ [m-1]), and require several switches connected in series to withstand 
the high level voltage. However, the level voltage can not be very high to limit dV / dt 
and achieve dynamic voltage balance of the series connected switches. 
Therefore, the choice of level number is a compromise between the use of a high fre-
quency filter for limiting dV / dt and the complicated circuit needed to ensure the dy-
namic voltage balance of series connected switches in the reinjection waveform gener-
ation circuit. For level numbers lower than 10, the MLASC-VSC structure is still the 
appropriate choice; for very high level numbers the BGASMP-VSC and MLCHB-VSC 
can be considered, particularly the MLCHB-VSC structure because of the absence of 
capacitor voltage balance problems. 
Regardless of the type of reinjection circuit used to generate the multi-level reinjection 
voltage, the analysis in this chapter refers to a 12-pulse converter system with the two 
main bridges supplied by the multi-level reinjection voltage; the common term used 
is MLVR-VSC and the waveform analysis is general (based on m-level configuration); 
although all the illustrations in this chapter use the 8-level configuration as the test 
example. 
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5.2 OPERATING PRINCIPLE OF THE MLVR-VSC 
5.2.1 The Circuit Description 
The test MLVR-VSC configuration is based on the basic twelve-pulse converter scheme 
and uses the MLASC-VSC structure as the reinjection circuit to provide the reinjection 
voltage waveforms across the two six-pulse converters; the required waveforms were 
derived in chapter 2. 
To simplify the development the following symbols are used to describe the proposed 
MLVR-VSC configuration: mis the level number, Ude is the de source voltage, and the 
de voltage across the two series connected 6-pulse bridges; VL = !:,'.!__c1 is the voltage 
across every de capacitor in the capacitor bank; VL is also used as the standard nominal 
voltage unit both for the de capacitors and for the switching devices in the main bridges 
and reinjection circuit. 
In the illustrated MLVR-VSC, (shown in Figure 5.1 for an example of 8 levels), the de 
side capacitor is split into ( m - 1) cascade connected units to provide the m accessible 
voltage levels. The GTO-Diode pair valves connected to the capacitor bank and the de 
capacitors form a controllable multi-level voltage divider. By turning on the appropriate 
pairs, i.e. providing a unique path from the reinjection circuit output terminal Uj to 
the required voltage level, the reinjection circuit output voltage Uj can be any of the 
possible m voltage levels. 
The upper de output terminal of the bridge connected to the Y / .6. interface trans-
former is permanently connected to the highest voltage level, while the lower de output 
terminals of the bridge connected to the Y /Y interface transformer is permanently 
connected to the lowest voltage level. The second terminal of each bridge is connected 
to the reinjection circuit output terminal Uj. Thus the voltages across the two bridges 
can be adjusted simultaneously by controlling Uj, the reinjection circuit output volt-
age. This connection arrangement ensures that the fully symmetrical linear reinjection 
waveforms are supplied to the two main bridges. 
Since the level voltage VL is defined as the standard nominal voltage unit for the 
capacitors and switching devices, each switching arm in the two main bridges consists 
of m - 1 standard switching devices to withstand the highest voltage across them 
[Ude = (m - l)VL)]. In Figure 5.1, which illustrates the m = 8 configuration, the 
switching symbol of every arm in the main bridges (i.e. Sn1 to Sn6 and SYl to Sy5) 
represents m -1 = 7 series connected power switch units to withstand the high voltage. 
On the other hand, the voltages across the reinjection switch branches depend on their 
position in the reinjection circuit network, as described in chapter 4. Therefore, for 
clarity each of the reinjection switches in Figure 5.1 (i.e. Sj1 to Sj14 connected in series 
to withstand the high voltage) and (Sh1, Sh21, · · ·, Sh6 used to provide the controllable 
clamping paths to the levels) represents a power switch unit. 
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To reduce the number of switches, the reinjection switches (Sj4 to Bj11) in Figure 5.1 
are common to the different paths from the reinjection output terminals to some of the 
required levels. Thus these switches can not be directly clamped to the corresponding 
levels and need to use large resistors in parallel to balance the steady state voltage; 
their dynamic voltage balance can be achieved by asynchronous firing control to ensure 
the voltage increment across them is the level voltage VL. 
However the current ratings of the main bridge and reinjection switches are different 
due to the reinjection switch currents being only the ac components of the bridge output 
currents. Moreover, for very high voltage applications and relative low level numbers, 
the level voltage VL will be higher than the rating of presently available switching 
devices, thus each switch symbol represents a chain of series-connected power switches 
with steady and dynamic voltage balance accessories. 
Comparing the proposed MLVR-VSC with the conventional 12-pulse VSC where the 
two main bridges are supplied by the same de voltage source, the much higher quality 
output waveform avoids the need for lower order harmonic filters and the filters used 
to overcome the high dv / dt problems; also the controllable zero voltage switching con-
dition simplifies the main bridge structure by eliminating the complicated circuits used 
for the switching dynamic voltage balancing and the snubbers for absorbing the stray 
inductive and parasitic capacitive energy. 
Unlike the present multi-level diode clamped voltage source converter (MLDC-VSC), 
where the clamping diodes are au integral part of the power circuit, in the proposed 
MLVR-VSC the power conversion (main bridges) and pulse-forming (reinjection circuit) 
circuits are kept separate. Both configurations use the same de voltage source paralleled 
with m - 1 series connected capacitors (where m is the level number), and in both 
cases the fundamental frequency modulation control is used to reduce the switching 
frequency. The two configurations require the same number of main switches [12( m -
1)]; however while the 12-pulse MLDC-VSC requires 6(m- l)(m - 2) clamping diodes, 
the MLVR-VSC reinjection circuit needs (m-l)('.;+7)-l (for even m) or (m-l)1m+9) (for 
odd m) extra lower current rating switches. 
As an example the MLVR-VSC shown in Figure 5.1, has 84 main switches and 26 
reinjection switches; whereas the 12-pulse MLDC-VSC requires 84 main switches and 
256 clamping diodes as well as a complex network of high voltage connections. One 
phase-pole of the later configuration is shown in Figure 5.2, the complete configuration 
having six of these phase poles. 
5.2.2 The Firing Control of MLVR-VSC 
The m-level reinjection circuit in the MLVR-VSC, functions as a controllable voltage 
divider, and provides m possible voltage levels to the two main bridge common node 
(neutral point). By proper firing control of the reinjection switches the voltage divider 
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Figure 5.1 The Basic Structure of 8-level MLVR-VSC 
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Figure 5.2 One Phase-pole of an 8-level MLDC-VSC 
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outputs the required reinjection voltage Uj. The voltages across the two main bridges 
are determined by the de voltage Ude and the reinjection voltage Uj (referring to Figure 
5.1), thus to produce the required voltages at each of the main bridge ac output ter-
minals the main bridge switches must be controlled synchronously with the reinjection 
switches. 
To generate the required level of the reinjection voltage Uj, a switching path between 
the reinjection circuit output terminal and the required level has to be provided. There 
are m possible switching paths between the m level nodes and the reinjection circuit 
output terminal (S1, S2, · · · , Sm), and at any instance only one switching path is in 
ON-state (opening) while all of others are OFF-state (blocking). For the example 
scheme of m = 8 in Figure 5.1, the following switch combinations are used to provide 
the bidirectional current paths between the neutral point and the required levels to 
generate the reinjection voltage ( Uj): 
Uj = vo (Sj1 to Sj7) are ON and the remaining switches OFF 
(referred as switching path S1) 
Uj = v1 (Sj2 to sj7 and shl ) are ON and the remaining switches OFF 
(referred as switching path S2) 
Uj = v2 (Sj3 to Sj7 and Sh21 to Sh22) are ON and the remaining switches OFF 
(referred as switching path S3) 
'Uj = V3 (Sj4 to sj7 and sh31 to sh33) are ON and the remaining switches OFF 
(referred as switching path S4) 
Uj = v4 (Sjs to Sj11 and Sh41 to Sh43) are ON and the remaining switches OFF 
(referred as switching path Ss) 
Uj = vs (Sjs to Sj12 and Shsl to Shs2) are ON and the remaining switches OFF 
(referred as switching path S5) 
Uj = v5 (Sjs to Sj13 and Sh61 ) are ON and the remaining switches OFF 
(referred as switching path S7) 
Uj = v7 (Sjs to Sj14) are ON and the remaining switches OFF 
(referred as switching path Ss) 
To generate the required reinjection voltage waveforms in real time, the m switching 
paths need to be controlled in a particular time sequence. The linearly increasing and 
decreasing reinjection waveform requires the following time sequence of th: switching 
paths for them-level waveform[··· , S2, S1, S2, · · · , Sm-1, Sm, Sm-1, · · · , S2, S1, S2, · · · ]. 
The simplest firing control logic of the switching paths is the use of an equal interval 
for every switching path, thus depending on the requirement of the linear reinjection 
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waveforms, every reinjection switching path in the sequence is in ON-state for 6(:-l) 
(in radian) or (~~l) (in degree). 
Figure 5.3 illustrates the firing control of the MLVR-VSC system. There are three 
concentric annuluses representing the on-state combinations of the three groups of 
switches in Figure 5.1. The center one is divided into six equal sectors to express the 
six on-state combinations of the six valves (SYl to Sy6 ) in the main bridge connected to 
the Y /Y connection transformer; the middle one is also divided into six equal sectors 
to express the six on-state combinations of the six valves (S,6.1 to S,6.6) in the main 
bridge connected to the Y / ~ connection transformer; the third one is divided equally 
into 12(m - 1) sectors, and every 2(m -1) sectors forms a group, that corresponds to 
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Figure 5.3 Firing Sequence of the Proposed MLVR-VSC 
The on-state combinations denoted by the three concentric annuluses rotate in the 
clockwise direction corresponding to the switch state changes in the time domain; at any 
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instant, i.e. at any angle position of a rotating vector, the on-state combinations of the 
three switch groups can be determined by the switches that appear in the appropriate 
area where the vector is located, otherwise the switches are in the off-state. 
To synchronize the reinjection path control sequence with the firing control sequence 
of the main bridge switches and to meet the main bridges zero voltage commutation 
condition, the two main bridge switches and the reinjection switching paths firing 
control are arranged such that the main bridge switch commutations take place at the 
center of the zero voltage interval. This is achieved by clamping the corresponding 
bridges for a time interval, i.e. opening the switching paths Si to clamp the Y /Y 
bridge or Sm to clamp the Y / .b.. bridge. 
This arrangement is illustrated in Figure 5.3, where the middle of the Si sectors co-
incides with the boundary between the sectors of the center annulus; that means that 
the commutation of the Y /Y bridge takes place at the center of the time interval, in 
which the reinjection path Si is in on-state; similarly every middle of the Sm sectors 
corresponds to a commutation in the Y / .b.. bridge. When the reinjection switching path 
Si is in on-state, the Y /Y bridge is short-circuited; while when Sm is in on-state, the 
Y / .b.. bridge is short-circuited; thus the zero voltage commutation condition is always 
achieved for the switches in the main bridges. 
The two standard six-pulse bridges in the MLVR-VSC are controlled exactly the same 
way as in the conventional 12-pulse converter. Thus the firing control logic of the main 
bridge is independent on the level number m, only the reinjection switching control 
logic complexity increases with the level number. 
5.3 ANALYSIS OF VOLTAGE WAVEFORMS 
To simplify the description the voltage waveforms of the MLVR-VSC are derived under 
the following ideal conditions: the capacitances of all the de side series connected 
capacitors are infinite; the on-state voltage drop of all forced-commutated switches 
in the system is zero; the off-state impedance of all forced-commutated switches is 
infinite; all the freewheeling diodes are ideal diodes; the leakage reactance of the main 
transformers is negligible. The turns ratios of the interface transformers are the same as 
those of the conventional 12-pulse converter, i.e. Ni : N2 =kn for the Y/Y connected 
transformer and Ni : ./3N2 =kn/ ./3 for the Y/ .b.. connected transformer respectively. 
The de supply voltage Ude is equally shared by the (m-1) series connected capacitors. 
The voltages across all capacitors are constant and will have the same value VL 
Udc/(m - 1) at any instant under the assumption of the infinite capacitance. 
The voltage waveforms of the proposed MLVR-VSC for an 8-level example are shown 
in Figure 5.4. These are 
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• (a) Vyy /Ude, Voltage across the bridge connected to the Y/Y interface trans-
former 
• (b) Vy t:>./Ude, Voltage across the bridge connected to the Y / !:J. interface trans-
former 
• ( c) Vy A/Ude, Voltage across the primary winding of the Y /Y interface transformer 
• ( d) Vt:>.A/Ude, Voltage across the primary winding of the Y/ !:J. interface trans-
former 
• ( e) VA/Ude, Output AC Voltage of the proposed converter 
• (f) The output voltage spectrum of the proposed converter 
It is clearly shown in Figures 5.4 (a) and (b), that the voltages across the two main 
bridges are changed every 60° in the sequence [ O, VL, 2VL, · · · (m - l)VL, (m -
2)VL, · · · , VL, 0], increased and decreased step by step; and zero voltages occur around 
the points (0°, 60°, 120°, 180°, 240°, 300°, 360°) and (30°, 90°, 150°, 210°, 270°, 330°) 
for the Y /Y and Y / !:J. connection bridges respectively. As the switch commutations of 
the main bridges take place at these points, zero voltage switching is achieved. 
Them-level reinjection voltage that changes every 30°/(m-1) level by level is applied 
to the two main bridges, and this level by level varying voltage is distributed to the 
interface transformer secondary windings via the on-state switches in the main bridges. 
Vya the voltage across the secondary phase 'a' winding (bridge side) of the Y/Y con-
nection interface transformer is part of the voltage across the bridge: one third in the 
interval 0° to 60°; two third in the interval 60° to 120°; one third in the interval 120° 
to 180°; from 180° to 360° it is a repetition of the voltage in the period from 0° to 180° 
but in reverse direction. 
A secondary winding of the Y / !:J. connection interface transformer is directly connected 
to the bridge terminal through the on-state valves or short circuited by the on-state 
valves, thus Vt:>.a the voltage across the secondary phase 'a' winding of the Y / !:J. connec-
tion interface transformer is the voltage across the bridge or zero: zero in the interval 
0° to 30°; the bridge voltage in the interval 30° to 150°; zero in the interval 150° to 
180°; from 180° to 360° it is a repetition of the voltage in the period from 0° to 180° 
but in reverse direction. 
The primary (power system side) phase 'a' voltages Vy A and Vt:>.A coupled from the 
secondary winding voltages Vya and Vt:>.a are shown in Figure 5.4 (c) and (d), and their 
sum forms the reinjection converter system output voltage VA (shown in Figure 5.4 (e)). 
The general expressions for the proposed MLVR-VSC with the reinjection voltage being 
m-level, and de voltage Ude equally divided into VL = Ude/(m- l) levels can be derived 
from: 
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Figure 5.4 Voltage Waveforms of 8-Level MLVR-VSC 
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the voltage across the Y /Y connection bridge 
iVL (2i-1)1f <wt< (2i+l)1f 12(m-l) 12(m-l) i = O, 1, · · · , m -1 
(m-i-l)VL ~+K<wt< (2i+l)1f +K 6 12(m-l) 6 i = 1, 2, · · · , m -1 
iVL (2i-1)1f + K <wt< (2i+l)1f + K 12(m-l) 3 12(m-l) 3 i = 1, 2, · · · , m - 1 
(m-i-l)VL (2i-l 1f + K <wt< (2i+l)1f + K 12 m-1 2 12(m-l) 2 i = 1, 2, · · · , m - 1 
iVL ~ + 21f <wt< (2i+l)1f + 21f 3 12(m-l) 3 i = 1, 2, · · · , m -1 
(m-i-l)VL ~ + 51f <wt< (2i+1)1f + 51f i = 1, 2, · · · , m -1 
Vyy(wt)= 
6 12(m-l) 6 
iVL ~ + 1f <wt< (2i+l)1f + 1f i = 1, 2, · · · , m -1 12(m-l) 
(m-i-l)VL (2i-1)1f + 71f <wt< (2i+l)1f + 71f 12(m-l) 6 12(m-l) 6 i = 1, 2, · · · , m -1 
iVL ~ + 41f <wt< (2i+l 1f + 41f 3 12 m-1) 3 i = 1, 2, · · · , m - 1 
(m-i-l)VL ~ + 31f <wt< (2i+l)1f + 31f 2 12(m-l) 2 i = 1, 2, · · · , m -1 
iVL ~ + 51f <wt< (2i+l)1f + 51f ) 3 12(m-l) 3 i = 1, 2, · · · , m - 1 
(m-i-l)VL (2i-1)1f +lb <wt< (2i+l)1f +lb 12(m-l) 6 12(m-l) 6 i = 1, 2, · · · , m -1 
(5.1) 
and the voltage across the Y / ~ connection bridge 
(m-i-l)VL (2i-1)1f < t < (2i+1)1f 12(m-l) W 12(m-l) i = 0, 1, · · · , m -1 
iVL (2i-1)1f + K <wt< (2i+l)1f + K 12(m-l) 6 12(m-l) 6 i=l,2, .. ·,m-1 
(m-i-l)VL (2i-l 1f + K <wt< (2i+l)1f + K 12 m-1 3 12(m-l) 3 i = 1, 2, · · · , m -1 
iVL ~ + K <wt< (2i+l)1f + K 2 12(m-l) 2 i = 1, 2, · · · , m -1 
(m-i-l)VL (2i-l 1f + 21f <wt< (2i+1)1f + 21f i=l,2,···,m-1 12 m-1 3 12(m-l) 3 
iVL (2i-l 1f + 51f <wt< (2i+1)1f + 51f i=l,2, ... ,m-1 
Vy6.(wt) = 
12 m-1 6 12(m-l) 6 
(m-i-l)VL ~ + 1f <wt< (2i+l)1f + 1f i = 1, 2, · · · , m - 1 12(m-l) 
iVL (2i-l 1f + 71f <wt< 2i+l)1f + 71f 12(m-l 6 12(m-l 6 i = 1, 2, · · · , m - 1 
(m-i-l)VL (2i-1)1f + 41f <wt< (2i+l)1f + 41f 12(m-l) 3 12(m-l) 3 i = 1, 2, · · · , m - 1 
iVL (2i-l 1f + 31f <wt< (2i+l)1f + 31f 12(m-l 2 12(m-l) 2 i = 1, 2, · · · , m - 1 
(m-i-l)VL ~ + 51f <wt< (2i+l)1f + 51f 3 12(m-l) 3 i = 1, 2, · · · , m -1 
iVL (2i-1)1f +lb<wt< (2i+1)1f +lb 12(m-l) 6 12(m-l) 6 i=l,2,···,m-1 
(5.2) 
The converter side phase winding voltage of the Y /Y connection interface transformer 
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is given by 
i1fL (2i-l)7r < t< (2i+l)7r i=0,1, ... ,m-1 -3- 12(m-1) W 12(m-1) 
(m-i-1)11L (2i-l)7r +:!!.<wt< (2i+l)7r +:!!. i=l,2, ... ,m-1 3 12(m-l) 6 12(m-1) 6 
2i1fL (2i-l)7r +:!!.<wt< (2i+l)7r +:!!. i=l,2, ... ,m-1 -3- 12(m-1) 3 12(m-l) 3 
2(m-i-1)11L (2i-l)7r +:!!.<wt< (2i+l)7r +:!!. i = 1, 2, · · · , m - 1 3 12(m-1) 2 12(m-1) 2 
i11L (2i-1)7r + 27r <wt< (2i+l)7r +27r i=l,2, ... ,m-1 3 12(m-1) 3 12(m-1) 3 
(m-i-1)11L (2i-1)7r + 57r <wt< (2i+l)7r +57r i=l,2, ... ,m-1 3 12(m-1) 6 12(m-1) 6 
\!17 a(wt)= -WL (2i-l)7r t (2i+l 7r i= 1, 2, · · · , m - 1 
(5.3) 
-3- 12(m-1) + 7r<w < 12(m-1 + 7r 
-(m-i-1)11L (2i-l)7r + 77r <wt< (2i+l)7r +77r i = 1, 2, · · · , m - 1 3 12(m-1) 6 12(m-1) 6 
-2i11L (2i-l)7r + 47r <wt< (2i+l)7r +47r i=l,2,··· ,m-1 3 12(m-1) 3 12(m-1) 3 
-2~m-i-1)11L (2i-1)7r + 37r <wt< (2i+l)7r +37r i=l,2, ... ,m-1 3 12(m-1) 2 12(m-l) 2 
-WL (2i-1)7r + 57r <wt< (2i+l)7r + 57r i= 1, 2, · · · , m - 1 -3- 12(m-l) 3 12(m-1) 3 
-(m-i-1)11L (2i-1)7r +ll7r <wt< (2i+l)7r +ll7r i= 1, 2, · · · , m - 1 3 12(m-l) 6 12(m-l) 6 
and the Fourier components of Vya(wt) are 
217r VY an= - Vy A(wt) sin(nwt)d(wt) 
7r 0 
8[1- (-lr]udc . [ n7r ] (n7r) [~ .. (n7r irrn ) = sin cos - ~ism - + ----
\1'3n7r(m - 1) 12(m - 1) 6 i=l 6 6(m - 1) 
m-1 . 
+2 L i sin( n7r) cos( ( in7r ) )] 
6 6 m-1 
i=l 
for m 2:: 3, n = 1, 2, 3, · · · (5.4) 
The converter side phase winding voltage of the Y / ~ connection interface transformer 
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is given by 
(2i-1)7r + 37!" <wt< (2i+l)7r +37!" · 1 2 1 12(m-1) 2 12(m-1) 2 i= ' ' ... 'm -
-(m-i-l)V:L (2i-l)7r + 57r<wt< 2i+l)7r + 571" i=l,2,··· ,m-1 12(m-1) 3 12(m-l 3 
0 12(~-1) + 1~71" <wt<27r 
(5.5) 
and the Fourier components of the waveform V.6.a(wt) are 
2171" V.6.an = - V.6.a(wt) sin(nwt)d(wt) 
7r 0 . 
8[1- (-lrJUac . [ n7r ] (n7r) [~ .. (n1r in1r ) = sin cos - 0 isrn -+---V3n7r(m -1) 12(m - 1) 6 i=l 3 6(m - 1) 
+(m -1) sin(n
6
7r )] for m ~ 3, n = 1, 2, 3, · · · (5.6) 
The converter system output phase voltage VA(wt) is the sum of the voltage Vya(wt) 
and voltage V.6.a(wt) i.e. 
(5.7) 
where kn is the turns ratio of the Y /Y interface transformer. An alternative way of 
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expressing it is: 
i 
O<wt<~ - 12(~-1) 3 
m-l-i+iv'3 (2i-l)n + 7r < t < (2i+l)n + 7r i=O,l,··· ,m-1 3 12(m-1) 6 W 12(m-1) 6 
2i+v'3(m-1-i) (2i-l)n + '!I.< wt< (2i+l)n + '!I. i=l,2, ... ,m-1 
3 12(m-1) 3 12(m-1) 3 
2(m-1-i)+iv'3 
3 
(2i-l)n + '!I.< wt< (2i+l)n + '!I. 
12(m-1) 2 12(m-1) 2 i = 1, 2, · · · , m - 1 
i+VS(m-i-1) (2i-l)n + 2n < t< (2i+l)n + 2n i= 1, 2, · · · , m - 1 3 12(m-1) 3 W 12(m-1) 3 
m-1-i (2i-l)n + 5n <wt< (2i+l)n +5n i = 1, 2, · · · , m - 1 
VA(wt) 
-3- 12(m-1) 6 12(m-1) 6 
knYL -i (2i-l)n + 7r <wt< (2i+l)n + 7r i=l,2, ... ,m-1 
(5.8) 
3 12(m-1) 12(m-1) 
-(m-i-1)-v'3i 
3 
(2i-l)n + 71f <wt< (2i+l)n + 77r 
12(m-1) 6 12(m-1) 6 i = 1, 2, · · · , m - 1 
-2i-v'3(m-i-1) (2i-l)n + 4n <wt< (2i+l)n + 4n i= 1, 2, · · · , m - 1 3 12(m-1) 3 12(m-1) 3 
-2(m-i-1)-iv'3 (2i-l)n + 3n < t < (2i+l)n + 3n i=l,2, ... ,m-1 3 12(m-1) 2 W 12(m-1) 2 
-i-v'3(m-i-1) (2i-l)n + 5n <wt< (2i+l)n + 5n i= 1, 2, · · · , m - 1 3 12(m-1) 3 12(m-1) 3 
-~m-i-1) 
3 
(2i-1 n +lln <wt< (2i+l)n +lln 
12(m-1 6 12(m-1) 6 i = 1, 2, · · · , m - 1 
This expression clearly indicates that the reinjection converter system output voltage 
is a stair case waveform with 12 x (m -1) + 1 steps, and the waveform is equivalent to 
those of a 12 x (m - 1)-pulse or a 6 x (m - 1)-level system. 
Its Fourier components are given by 
(5.9) 
The fundamental peak value of the converter system output voltage can be obtained 
directly from Equation 5.9, i.e. 
(5.10) 
The phase output RMS voltage of the converter system can be derived based on Equa-
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tion 5.8, i.e. 
VARMS = J~ J; V1(wt)d(wt) 
_ y4h?3 knUdc. /,--(m---1)_2_+_1_1--6-/3-3 _ J4h73 k U 1 + 11-6\/'3 
- 3J3 m-1 V 13 - 3J3 n de l3(m-1)2 (5.11) 
The the output voltage total harmonic distortion (TH Dv) is given by 
~ 
7r2(4 + J3)(m - 1)2[1 + 11-6\/'3 ] 13(m-1)2 
= -1 
, · 2 7r (m-1) m-2 · 7r i7r 2 
27 x 128sm ( 12(m-1))[-2- + 2:i=l icos(s - 6(m-l))] 
(5.12) 
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The high power converters are normally connected to the power system directly. In 
such cases if the source impedance is not significant the power system seen from the 
interface transformer primary terminals can be modelled as an ideal three phase voltage 
source Vs, i.e. 
r 
VsA(wt) ] r \1smsin(wt+ </>) ] 
Vs(wt) = VsB(wt) = Vsmsin(wt-120° + </>) 
Vsc(wt) Vsm sin( wt+ 120° + </>) 
(5.13) 
Under the assumptions that the capacitances of the capacitors on the converter de side 
are infinite, the on-state voltage drop of all force commutated switches in the converter 
system is ignored, the off-sta,te impedances of all force commutated switches in the 
Ve 
--+-
Figure 5.5 The Reinjection VSC System Model 
converter system is infinite, and all the freewheel diodes are ideal, the converter seen 
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from the interface transformer secondary terminals can be modelled as a voltage source 
V0 , without internal impedance but with harmonics, i.e. 
(5.14) 
These two voltage sources are connected together via the interface transformer. If the 
interface transformer is perfectly balanced and the winding resistance and core loses 
are ignored, the two voltage sources are connected by Ls, the leakage inductance of the 
interface transformer. 
The output current waveforms of the converter system can then be obtained by analysis 
of the simple model in Figure 5.5. The output current vector 
(5.15) 
is governed by the equation 
dl0 (wt) 
Ls dt = Vs(wt) - V 0(wt) (5.16) 
or 
1 rt 
Io(Lvt) = Xs}o [Vs(wt)-V0(wt)]d(wt) +10(0) (.5.17) 
where Xs = wLs is the leakage reactance of the interface transformer. In the steady 
state I 0 (wt)Jwt=O = -I0 (wt)Jwt=1f> and therefore I0 (0) can be determined from 
' · [ cos(</>) l 
10(0) = - i: cos(</>-120°) + 2~sl7r V 0(wt)d(wt) 
cos(</>+ 140°) , 
,1 :· ' ' • 1 
Thus the output current vector can be expressed as 
I0(wt) = F~(wt) - F 8 (wt) 
where, 
, [ fa(wt) l 
Fa(wt) = fb(wt) 
fc(wt) 
[ 
cos( wt+</>) l 
F 8 (wt) = ';7 cos( wt+</> - 120°) 
cos( wt+</>+ 120°) 
(5.18) 
(5.19) 
The right side of Equation 5.19 consists of two parts determined by the converter 
output voltage and the source voltage. The former part, Fo(wt) can be expressed in 
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terms of harmonic components and the time functions for different time intervals. The 
harmonic component expression can be obtained by substituting expression 5.14 into 
equation 5.19, i.e. 
(5.20) 
Equation 5.20 shows that the harmonic content of the output currents are caused 
solely by the harmonic components of the converter output voltages, and therefore for 
a specified voltage waveform, the harmonic current injections can be reduced only by 
increasing the leakage reactance of the interface transformer. 
For simplicity, under balanced operating conditions, the current waveform can be an-
alyzed using the amplitude and phase angle of the individual frequency component of 
a single phase(phase 'a' for example). The fundamental component amplitude of the 
phase output current, IA1 is given by 







Once the converter system output voltage waveform is fixed, i.e. VA1, VAm and ¢ have 
been determined, the output current spectrum becomes 
(5.23) 
which shows that the current spectrum can be simply obtained by dividing the out-
put voltage spectrum by nk (where n is the harmonic order, and k the specific op-
eration condition of the output voltage related to the source voltage, is given by 
k = 1 + VVs} - 2~m cos(¢) ). From Equations 5.21 and 5.23 it is clear that the 
Al Al 
percentage harmonic will increase when the fundamental component of the output 
current is decreased. 
Equation 5.20 is not in a suitable form to obtain the output current waveform and 
the output current RMS value. Instead, the output current waveform described by 
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Equation 5.19 can be obtained by the direct integration of the output voltage in the stair 
case shaped waveforms. The direct integration of the phase 'a' output voltage provides 
the multi-slope time domain function, the first element of F 0 (wt) in Equation 5.19, 
fa(wt) = [ 2 _ t J; VA(wt)d(wt)- J0wt V 1~t) d(wt)] 
The first part of fa(wt) is given by 
1 11f f 0 = -X VA(wt)d(wt) 
2 s 0 
_ 1fknUdc ~{i 2i+J3(m-1-i) (m-l-i)+J3i 
-12X
8
(m - 1)~ 8 3 + 3 + 3 
[2(m-1-i)+J3'i] ['i+J3(m-l-'i)J (m-1-i) 
+ 3 + 3 + 3} 
7r(4 + 2J3)knUdc 
36Xs 
The second part of fa(wt) is derived based on Equation 5.8, it is given by 
1 lwt fp(wt) = k U VA(wt)d(wt) 
n de 0 
Ci+ i(wt-ai) a;< wt< b; 
3 3(m-l) • • 
2!:. , ai+(V3-l)c;+[l+(~=i)i](wt-a;-7r/6) 
36 ; 3 ai + ~ <wt < bi + ~ 
(2+V3)7r V3a;+(2-V3)c;+[ V3+ < 2:~)i] (wt-ai-1f /3) 
36 + 3 ai + J <wt < bi + J 
(4+2V3)7r +2ai-(2-V3)c;+[2- < 2:~)i](wt-ai-7r/2) 
36 3 ai + ~ <wt < bi + ~ 
(6+3 '3)7r V3ai-( V3-l)ci+[V3- (v'3m
3=1l)i](wt-ai-27r/3) 2 2 3~ " - + 3 ai + ; <wt < bi+ ; 
























ai + 7rf <wt< bi+ 7rf 
ai + 4; <wt < bi+ 4; 
(5.24) 
(5.25) 
l (2i-l)7r b·- (2i+l)7r (i-l)i7r Tl b 1 b . . E t' 5 25 w iere ai- 12(m-l) i 12(m-l) ci- 12(m-l)2 • 1e sym o s ai, i, ci, i m qua 10n . 
5.4 ANALYSIS OF THE OUTPUT CURRENT WAVEFORMS 145 
arefori=l,2,··· ,m-1. 
Based on this time domain multi-slope function the output RMS current can be derived 
as follows: 
fa(wt) = [2.,L J; VA(wt)d(wt)- J;t VAl~t) d(wt)] 
=fa - knJ!.dc fp(wt) 
fs(wt) = 
= knJ!.dc [n(4~~v'3) - fp(wt)] = knJ/.dc fs(wt) 
( 4+2v'3)n c; i(wt--a;) 











(4+2v'3)n c;+[m~ 1 ](wt--a;-n) 
- 36 + 3 
(3+2v'3)n a;+( v'3-l)c;+[l+ ( ~=i)i](wt-a;-711"/6) 
36 + 3 
(2+v'3)n v'3a;+(2-v'3)c;+[v'3+ (Z:~)i](wt-a;-4n/3) 
36 + 3 
2a;-(2-v'3)c;+[2-~](wt-a;-3n/2) 
3 
(2+v'3)n + v'3a;-(v'3-l)c;+[v'3-~](wt-a;-5n/3) 
36 3 
(3+2v'3)n a;-c;+[l- m~ 1 J(wt--a;-lln/6) 
36 + 3 
ai + 2; <wt < bi+ 2; 
ai + 5; <wt < bi + 5; 
ai + 5; <wt < bi + 5; 
ai+l~n <wt<bi+l~n 
(5.26) 
l , .- (2i-l)n b _ (2i+l)n (i-l)in d b 1 b · · E · 5 26 w iere ai 12(m-l) i- 12(m-l) ci- 12(m-l)2 , an sym o s ai, i, Ci, i m quation . 
are also for i = 1, 2, · · · , m - 1. 




2 2 Al IAlRMs+- fa(wt)dwt- x2 
27f 0 2 s 
(5.27) 
where 
I _ VA1 
AlRMS - J2Xs (5.28) 




7r J;(wt)dwt = 2_[knXUdc] 2 r j'f (wt)dwt 
27r lo 7r s lo 
The integration J07r f'l(wt)dwt is calculated based on Equation 5.26, 
[
(4+2V3)7r - s. - ____i!!!..__J2dx 
36 3 3(m-l) 
r (3+2V3)7r - ai+(V3-l)c;+[l+~](wt-ai-7r/6)] 2d ' 
L 36 3 u.. t 
[ 
(2+V3)7r _ V3ai+(2-V3)ci+[V3+ < 2,:~)i](wt-ai-7!" /3)] 2d 
36 3 wt 
[2ai-(2-V3)ci+[2-F](wt-ai-7r/2)] 2 dwt 
[
(2+3V3)7r V3a;-( V3-l)c;+[V3- <':!=?J(wt-ai-27r/3)] 2d 
36 + 3 wt 
[ 
(3+2V3)7r ai-Ci+[l- m~1 J(wt-ai-57r /6)] 2d 
36 + 3 wt 
[
(4+2V3)7r - £i. - ix ]2 dx 
36 3 3(m-1) 
[
(3+2V3)7r _ ai+(V3-l)ci+[l+~Jx] 2d 
~ 3 x 
[
(2+V3)7r _ V3ai+(2-V3)c;+[V3+~]x] 2d 
~ 3 x 
[ 
(2+3V3)7r V3a;-( V3-l)ci+[V3- <':!=i)i]x] 2d 
36 + 3 x 
= 7r3 [(636 + 357 '3) + S(4+V3) + 2(2-V3)J 10xl83 Y 0 (m-1)2 (m-1)4 
where B = bi - ai = 6(r:-l), and m is the number of the reinjection voltage levels. 
Thus the integration 2~ Ji7r f~(wt)dwt can be given in the form of 
1 r27r v2 
27r lo J;(wt)dwt = P(m) 2;J (5.29) 
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where 
16knUdc . 7r [(m - 1) ~. 7r i7r ] 
VAl=7r(m-l)sm(12(m-1)) 2 +~icos(6-6(m-1)) 
i=l 
7r4 (m - 1)2[(636 + 357)3) + 5(4+v'3) + 2(2-v'3)] 
P(m) = (m-1)2 (m-1)4 
5 162 183 · 2( 7f )[(m-1) "°'m-2 · (7f i7f )]2 
X X Slll 12(m-l) -2- + Lli=l i COS 6 - 6(m-l) 
(5.30) 
Equation 5.30 shows that P(m) is only related to the reinjection voltage level number m 
and therefore when mis fixed, P( m) is a constant. Its minimum value 1+7. 79734 7826 x 
10-7 is reached when m tends to infinity, this means that a pure sinusoidal waveform 
can not be produced by equally dividing the de voltage into very large number of levels; 
its practical maximum value is 1 + 5.096940954 x 10-6 for m = 3. 
Thus the output current RMS value, IARMS can be simplified as 
VA1 v !ARMS=~ k2 +P(m)-1 
v2Xs 
and the Total Harmonic Distortion of the output current (TH Dr) 
I:RM s _ l = J k2 + P( m) - 1 _ l = VP( m) - 1 
IAlRNIS k2 k 
(5.31) 
(5.32) 
It is clear that the Total Harmonic Distortion of the output current is dependent on the 
operation conditions index k and P(m), which is determined by the reinjection level 
number m; i.e. for a fixed reinjection level number, THDr is only determined by the 
operating index k, which is related to the amplitude percentage Vsm/VA1 and phase 
angle difference </> between the output voltage fundamental and the source voltage. For 
a specified operation condition (i.e. k is fixed), the minimum THDr is achieved when 
P(m) reaches its minimum value(i.e. the level number m tends to infinity). Because 
the minimum value of P(m) is greater than one, the output current TH Dr can not be 
reduced to zero by increasing reinjection voltage levels. 
Another expression for the operation condition index k can be obtained from Equa-
tion 5.28, i.e. 
v'2Xs 1 
k = IAlRMS . -v = v /V. 
Al Al sm (Vsm/ y'2) / f Arated 
(5.33) 
In equation 5.33 the rated output current IArated and the source voltage Vsm are set as 
the current and voltage base, thus the output current total harmonic distortion TH Dr 
is related to the nominal voltage VAi/Vsm, the nominal current I AlRM s /I Arated and 
the nominal reactance (Vsm/}[.J/IArated. Under the rated operation conditions, i.e. the 
converter system output rated voltages and currents, the output current total harmonic 
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distortion TH DI is solely determined by the nominal reactance (V I j{ij I . 
sm A rated 
Based on Equation 5.19 and Equation 5.25, the output current waveforms at some 
specific operation conditions for m = 8 are plotted in Figure 5.6, the corresponding 
spectra of the output current waveforms are shown in Figure 5.7. 
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5.5.1 Main Bridge Current Waveforms 
Because the primary (power system side) windings of the two converter interface trans-
formers are connected in series, the primary winding currents are the converter system 
output currents. Under the assumption of perfect mutual coupling, the secondary (i.e. 
the converter side) winding currents are related to the primary side currents by the 
turn ratios of the main interface transformers, i.e. kn : l(for Y/Y) and kn : v'3(for 
Y / Ll). The Following expressions can be written for the converter side phase currents 
of the Y /Y and Y / Ll connection interface transformers: 
lyy(wt) 
= knl0 (wt) 
IY.6.p(wt) 
= ~I0 (wt) 




[inap(wt) inbp(wt) incp(wt)f 
~[iA(wt) iB(wt) ic(wt)f 
(5.34) 
(5.35) 
and the line current vector is the same as the phase current vector for the Y /Y con-
nection transformer, but the line current vector for the Y / Ll connection transformer 
becomes 
ly.6.(wt) 
= knl0 (wt + 30°) 
[ina (wt) inb(wt) inc( wt) ]T 
kn[iA(wt + 30°) iB(wt + 30°) ic(wt + 30°)JT (5.36) 
The de side currents of these two six-pulse converters are determined by the interface 
transformer secondary currents and the switching state combinations of the valves in the 
two main converters. For steady operation with the time reference specified by Equation 
5.14, the de side currents can be described by the interface transformer currents and the 
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The Output Current Waveforms of The 8-level MLVR-VSC 
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Figure 5.6 The Output Current Waveforms of the 8-level MLVR-VSC 
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The Output Current Spectra of The 8-level MLVR-VSC 
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Figure 5.7 The Output Current Spectra of the 8-level MLVR-VSC 
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switching functions, fsA and f8 y for Y /Y and Y / .6.. connection converters respectively. 
[ 0 -1 0 l O<wt<n/3 
[ 1 0 0 l n/3 <wt< 2n/3 
f8 y(wt) = [ 
0 0 -1] 2n/3 <wt< n 
[ 0 1 0 l 7r <wt< 4n/3 
(5.37) 
[-1 0 0 l 4n/3 <wt< 5n/3 
[ 0 0 1] 5n/3 <wt< 2n 
0 -1 0 l 0 <wt< 7r /6 
r 1 0 0 l 7r/6<wt<37r/6 l 
[ 0 0 -1] 3n / 6 < wt < 5n / 6 
fsA(wt) = [ 0 1 0 l 5n/6 <wt< 77r/6 (5.38) 
[-1 0 OJ 77r/6 <wt< 9n/6 
[ 0 0 1 ] 9n /6 < wt < lh /6 
[ 0 -1 0 l lln /6 <wt < 2n 
The de output currents of the two main converters, iy de and il::,,de are given by the 
following two expressions. 
iYde(wt) = f 8 y(wt) · fyy(wt) (5.39) 
il::,,de(wt) = fsi::,,(wt) · lyi::,,(wt) (5.40) 
The waveforms of currents iA, iB, ic, iYde, il::,,de for capacitive operation are shown in 
Figure 5. 9 and Figure 5 .10. 
5.5.2 Reinjection Circuit Current Waveforms 
The reinjection circuit can be formed in different ways, as described in the early chap-
ter 4. For better understanding of the reinjection circuit operation without having to 
analyze the circuits individually, a simplified circuit is shown in Figure 5.8. 
The individual paths from each of them level nodes (vo, v1, · · · , V(m-2), V(m-1)) to 
the output terminal ( Uj) of the reinjection converter are represented by ideal switches. 
Thus the switch component current analysis is replaced by the path current analysis 
regardless of the topological structure and switch type. 
With reference to Figure 5.8, the output current of the reinjection converter, ij is the 
algebraic addition of currents iYde and il::,,de, i.e. 
ieu(wt) = il::,,de(wt) - Ide 
(5.41) 
Because only one path is in on-state at any instant, and the path states are changed 
periodically, ij the output current of the reinjection VSC is periodically taken by the 
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m paths and distributed in discrete time intervals at six times the main bridge firing 
frequency. Based on the firing synchronization of the reinjection VSC with the two main 
bridges, if the converter output voltage is expressed by Equation 5.14, the distributions 
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Figure 5.8 The MLVR-VSC Equivalent for System Current Analysis 
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for - a< wt<~+ a 
is1(wt) = ij(wt) 
is2(wt) = ij(wt) 
is3(wt) = ij(wt) 
isi(wt) = ij(wt) 
is(i+l) (wt) = ij(wt) 
is(H2)(wt) = ij(wt) 
is(m-2)(wt) = ij(wt) 
is(m-l)(wt) = ij(wt) 
ism(wt) = ij(wt) 
for ~ - a< wt< i +a 
ism(wt) = ij(wt) 
is(m-l)(wt) = ij(wt) 
is(m-2)(wt) = ij (wt) 
is(H2)(wt) = ij(wt) 
is(i+l)(wt) = ij(wt) 
isi(wt) = ij(wt) 
is3(wt) = ij(wt) 
is2(wt) = ij(wt) 
is1(wt) = ij(wt) 
(a - 1f ) - 12(m-1) 
-a< wt< a 
a< wt< 3a 
3a <wt< Sa 
(2i - 3)a <wt < (2i - l)a 
(2i - l)a <wt < (2i + l)a 
(2i + l)a <wt< (2i + 3)a 
~ - Sa < wt < ~ - 3a 
~ - 3a < wt < ~ - a 
~ - a< wt<~ +a 
~ - a< wt<~+ a 
~ + a < wt < ~ + 3a 
~ + 3a < wt < ~ + Sa 
i - (2i + l)a <wt< i - (2i + 3)a 
i - (2i - l)a <wt< i - (2i + l)a 
i - (2i - 3)a <wt< i - (2i - l)a 
i - 7 a < wt < i - Sa 
i - Sa < wt < i - 3a 
i- a< wt< i +a 
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For the steady state operation the full-cycle compact expression of the relations between 
ij (the output current of the reinjection circuitry) and the currents of the m ideal 
switches, is: 
lsJ = [is1 is2 (S.42) 
where IJp, represents the full-cycle ij(wt) in vector form, and the elements of IJp are 
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obtained by dividing the full-cycle ij(wt) into 2(m - 1) time domain functions i.e. 
(S.43) 
where 
. ( ) { ij(wt) 
'ljl wt = 
0 
for -a <wt< a 
for -a> wt and wt> 3o: 
. ( ) { ij(wt) 
'lj2 wt = 
0 
for a < wt < 3o: 
for a >wt and wt> 3o: 
for J - So: < wt < J - 3o: 
for J - So: > wt and wt > J - 3o: 
for J - 3o: < wt < J - a 
for J - 3o: > wt and wt > J - a 
FsJ is the m x (2m - 2) matrix which expresses the on and off states of the m ideal 
switches over the full-cycle period of the reinjection VSC; the m rows correspond to the 
m ideal switches and the 2(m - 1) columns correspond to the 2(m - 1) time intervals 
over the 7r /3 period. The FsJ is given by 
1 0 0 0 0 0 0 1 
0 1 0 0 0 0 1 2 
(5.44) 
0 0 1 0 1 0 0 (m-1) 
0 0 0 1 0 0 0 m 
1 2 (m-1) m (m+l) (2m-3) (2m-2) 
In the top and bottom rows of the matrix FsJ the on-state logic symbol '1' only appears 
once, whereas in all other rows the symbol 'l' appears twice. These reveal that the 
top and bottom reinjection paths conduct once every one sixth of the fundamental 
period, and that· all of the other reinjection paths conduct twice every one sixth of the 
fundamental period, i.e. the top and bottom reinjection paths switching frequency is 
six times the fundamental frequency of the power system, while that of the other paths 
is twelve times the fundamental frequency. 
Based on Equation S.43, the waveform of the path currents can be determined easily 
when the current ij full cycle waveform is obtained. The steady state waveforms of 8 
path currents are shown in Figure S.12. 
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5.5.3 DC Capacitor Current Waveforms 
The currents of the ( m - 1) capacitors are determined by the state combinations of the 
m ideal switch paths and currents ieu and ied· The currents ieu and ied are determined 
by the de current Ide and the two converter output currents iYde and it::,,de· To simplify 
the analysis, the de current Ide is assumed to be an ideal de current of constant value. 
Thus the currents ieu and ied are given by 
ieu = it::,,de - Ide ied = iYde - Ide (5.45) 
Because there is only one ideal switch path in on-state at any instant, the currents 
through the capacitors which are above the node connected with the on-state ideal 
switch path, are the same, i.e. current icu, while the currents through the capacitors 
which are below the node connected with the on state ideal switch path, are also the 
same, i.e. current ied· It is clear that the capacitor current waveforms are related to the 
switching sequence. Depending on the firing synchronization relation between the two 
main bridges and the reinjection multi-level VSC, if the output voltage of the converter 
system is expressed by Equation 5.8, the currents of the (m - 1) capacitors for the 
specific time intervals are expressed as follows. 
(5.46) 
where Fcap(wt) is a (m -1) x 2, time domain matrix. In interval -a< wt<~+ a, 
it can be described by (2m + 1) discrete constant matrices determined by the state 
sequence of the m ideal switch paths. These (2m + 1) discrete constant matrices are 
listed below. 
-a < wt < a a < wt < 3a ~ - 3a < wt < ~ - a ~ - a < wt < ~ + a 
1 0 0 1 0 1 0 1 
1 0 1 0 0 1 0 1 
1 0 1 0 0 1 0 1 
1 0 1 0 1 0 0 1 
~+a< wt< ~+3a ~-3a< wt <~-a ~-a<wt<~+a 
0 1 0 1 1 0 
0 1 1 0 1 0 (5.47) 
0 1 1 0 1 0 
1 0 1 0 1 0 
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Figure 5.9 and 5.10 show the current waveforms of the MLVR-VSC for capacitive oper-
ation. The waveforms of the currents icl to ie7 through the de capacitors in Figure 5.1 
for capacitive operation are respectively shown in Figure 5.11. 
5.6 COMPONENT RATINGS 
The reinjection converter system nominal apparent power rating (ignoring the compo-
nent caused by the small harmonic current) is 
(5.48) 
where VsR is the fundamental phase RMS voltage, and IsR is the fundamental phase 
RMS current of the reinjection converter system output. The ratings of all the com-
ponents in the system are derived based on the condition that the converter system 
is directly connected to an ideal three phase sinusoidal waveform voltage source with 
RMS voltage, VsR, operating under perfectly balanced conditions, and the fundamental 
RMS value of the output phase current IA, is the converter system rated RMS current 
IsR· The reinjection converter system de side voltage Ude is divided into m - 1 equal 
levels, and the voltages across the two main bridges consist of m levels (from 0 to Ude) 
of a staircase shape waveform. 
5.6.1 Interface Transformers 
On the assumption that the interface transformer primary windings are directly con-
nected to an ideal power system, and since the secondary windings are directly con-
nected to the converter bridges, with the reference of the model in Figure 5.5, the 
fundamental RMS voltage is 
(5.49) 
where e is the displacement angle between the source voltage VsR and current IsR, and 
Xs is the fundamental frequency leakage reactance of the series connected interfacing 
transformers. It is obvious that when e = 90° (namely pure capacitive operation), 
the output voltage of the reinjection converter system coupled from the converter side 
windings has the maximum RMS value, i.e. 
Xs ( VAR= VsR + XslsR = VsR(l + V. /I ) = VsR 1 +ks) 
SR SR 
(5.50) 
where ks is the nominal leakage fundamental reactance of the interface transformer. 
Because the primary (the power system side) windings are connected in series, the 
output voltage of the reinjection converter system is the sum of the two primary winding 
























The Current Waveforms of the MLVR-VSC (m=8) 
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Figure 5.10 The Current Waveforms of the 8-level MLVR-VSC 
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Figure 5.11 The capacitor Current Waveforms of the 8-level MLVR-VSC 
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Reinjection Switch Current Waveforms of the MLVR-VSC (m=8) 
~_::f rr----I I I I I l 
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Figure 5.12 The Current Waveforms of the Reinjection Paths 
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voltages, and the rated converter system current is the winding current of the interface 
transformers. 
As the analysis in the previous section reveals, the converter side winding voltages of 
the interface transformers are related to the de capacitor voltages, including harmonics. 
From Equation 5.10 the de voltage across all of the capacitors at the rated condition 
is given by 
UdcR = J27r(m - 1)(1 + ks)VsR 
16k · ( 7f )[(m-1) "\'m-2 · (7f i7f )] n Slll 12(m-1) -2- + L...-i=l i COS 6 - 6(m-1) 
= Qvdc(m)k;-1(1 + ks)VsR (5.51) 
where kn is the turns ratio (primary to secondary) of the Y/Y connection interface 
transformer (kn/ ,.,/3 for Y / /::1 connection interface transformer). The symbol Qv de ( m) 
is a function of the level number m, and it rises slightly when m increases sharply. Its 
practical minimum value is 2.164 for m = 3, and when m tends to infinity it reaches a 
maximum value of 2.170. 
The rated fundamental RMS voltage of the primary windings is the same for the Y /Y 
and Y / /::1 connection interface transformers. It is 
UpfR = 0.5VAR = 0.5(1 + ks)VsR (5.52) 
The peak value for the Y /Y connection interface transformer is 
U J27r(m - 1)(1 + ks)VsR 
peakY = , 7f (m-1) m-2 . 7f i7f 
24sm(12(m-l))[-2- + 2".:i=l icos(5 - 6(m-1))] 
= 2Qvdc(m) (1 + ks)VsR 
3 
(5.53) 
and the peak value for Y / /::1 connection transformer 
U J27r(m - 1)(1 + ks)VsR 
peak/:;. = ;7} • 7f (m-1) m-2 . 7f i7f 
16y3sm(12(m-l))[-2- + 2".:i=l icos(5 - 6(m-1))] 
= Qvdc(m) (l + k )V. ,.,/3 s SR (5.54) 
Both transformers have a primary phase voltage RMS value of 
VG7r(m - 1)(1 + ks)V2 + (m~l)2 VsR 
UpRMS = ( ) 
144 · ( 7f )[ m-1 "\'m-2. (7f i7f )] Slll 12(m-1) -2- + L...-i=l i COS 6 - 6(m-1) 
= QRJvis(m)(l + ks)VsR (5.55) 
Although most of the voltage harmonics are absent on the power system side, the 
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converter transformers have to cope with their presence. This is reflected in the m's 
function Qmi!s(m), its minimum and maximum being QRJ\IIS(oo) = 0.590723386 and 
QRJvIS(3) = 0.624768987 respectively. 
Under the rated operation condition, the voltages on the converter side windings can 
be obtained directly by multiplication of the primary voltages by the turn ratio k;;1. 
From Equations 5.31 and 5.33, the primary winding current RMS value for the rated 
operation condition is 
T,1RMS = TsRV1 + [P(m) -1](1 + k;1)2 (5.56) 
The corresponding voltage and current ratings on the power system side windings are 
summarized in Table 5.1. All these expressions are based on the rated system voltage 
VsR and current IsR· Since each of the two interface transformer nominal MVA ratings 
is different from 0.5VsRisR, a normalized leakage reactance ks is defined, i.e. ks = 
Xs/(VsR/IsR)· Qy(m), Qn(m) and QRJvIS(m) in the table are all m's functions, and 
Qy(m) = ~QVdc(m), QL'l(m) = ~Qvdc(m), QRJ\IIS(m) = 3~V2 + (m~l)2QVdc(m). 
Finally the symbol B(m) in the Table 5.1 is equal to [P(m) -1](1+1/k8 )2. 
Table 5.1 Interface transformer ratings 
Y /Y connection transformer Y //::;, connection transformer 
peak 
phase voltage UpeakY = Qy(m)(l + ks)VsR Upeukt;. = Qt;,.(m)(l + k,)VsR 
RMS 
value Um.1s = QRJv1s(m)(l + ks)VsR Um.1s = QRJ11S(m)(l + ks)VsR 
voltage fund a-
mental UJRMS = 0.5(1 + ks)VsR UJRMS = 0.5(1 + ks)VsR 
phase RMS 
value IARMS = IswJl + B(m) !ARMS= IsRJl + B(m) 
current fund a-
mental IAJRMs = IsR IAJRMS = IsR 
5.6.2 Main Switches 
The switch arms in the two main bridges have the same voltage ratings. The maximum 
voltage across each switch arm is 
UcDm = -/27r(m - 1)k;;1(1 + ks)VsR 
16 . ( 7r )[(m-1) "°'m-2. (7r i7r )] Slll 12(m-l) -2- + L..-i=l '/,COS 6 - 6(m-l) 
= Qdc(m)k~1 (1 + ks)VsR (5.57) 
The current waveforms of the main switches depend on the converter system output 
current waveform and the firing pattern. From Equation 5.31-5.33, the total harmonic 
5.6 COMPONENT RATINGS 163 
distortion of the converter system output current at the rated condition is 
THDrn = JP(m) -1 = JP(m) -1 · VA1rms . 2_ 
k VsR ks 
(5.58) 
and the possible maximum value of the voltage, VAlrms, is (l+ks)VsR, and the practical 
maximum of P(m) is P(3) = 1+5.096940954 x 10-6 . Thus the maximum value of the 
total harmonic distortion of the converter system output current at the rated condition 
is 
_ Q 1 + ko 
THDrnmax = 2.258 X iu-u · ---
ks 
(5.59) 
By choosing a sufficiently large leakage reactance, the harmonic components of the 
converter system output current can be kept to a very low level, e.g. ks 2 0.1, 
T HDrnrnax :::; 2.483, and I ARMS :::; l.00031IsR· That means that the switch cur-
rent rating can be derived using only the fundamental component without introducing 
significant error. 
Under nominal rated current operation, the RMS currents through the main switches 
and freewheel diodes only depend on the triggering pattern. To derive the current 
ratings of the switching devices in the main bridges, two possible operating states are 
considered, i.e. current leading voltage and current lagging voltage. 
For the first operating state, if the converter system output current of phase A is 
expressed as IA(wt) = ./2IsRsin(wt), and the main switch SYl is fired on in the period 
between wt = e and wt = e + 7r (0 < e < 7r) (while the main switch Sy4 is off during 
this period), the current of Gy1 can be expressed as 
and the current of Diode Dyl 
0 <wt< 1f 
1f <wt< 1f + e 
1f + e < wt < 21f 
wt< e 
e <wt< 1f 
1f <wt< 21f 
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and 
(5.63) 
For the second operating state (i.e. the current lagging the voltage), if the converter 
system output current of phase A is expressed as IA(wt) = J2IsR sin( wt), and the main 
switch SYl is fired on in the period between wt= e and wt= B+7r (-7r < e < 0) (while 
the main switch Sy4 is off during this pmio<l), the current of Sy1 can be expressed as 
( ) { 
-J2knisR sin( wt) 8 <wt< 0 
Isy1 wt = 
0 0 < wt < 27r + e 
(5.64) 
and the current of Diode Dyl 
wt< 0 
0 <wt< 7f + e (5.65) 
e + 7f < wt < e + 27f 
The RMS values of the currents I Syl (wt) and I Dyl (wt) are respectively 
(5.66) 
and 
~ + 2~ [e - 0.5 sin(W) J (5.67) 
By the combination of the expressions of the two states, the current RMS ratings of 
the main switch and Diode are given by: 




The maximum values of the GTO's and Diode's current RMS ratings (derived from 
Equations 5.68 and 5.69) are 
IsylRMSmax = IsRkn~ for IBI-+ ±7r 
IDylRMSmax = IsRkn~ for IBI-+ 0 
(5.70) 
(5.71) 
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5.6.3 Reinjection Switches 
As the reinjection switches are clamped to the series connected capacitors which equally 
share the de bus voltage Ude, if the voltage impulse caused by the stray inductance effect 
during the switching process is ignored, the voltages across the reinjection switches for 
the m-level reinjection VSC are all the level voltage VL = Udc/(m - 1). Taking into 
account the relation between the de voltage and the rated source voltage, the reinjection 
switch maximum voltage is 
U J27rk~1 (1 + ks)VsR 
jGDm = . 7r (m-1) m-2 · rr irr 
l6sm(12(m-l))[-2- + I:i=l icos(6 - 6(m-l))] 
= Qdc(m) k-1(1 + k )V. 
(m _ l) n s SR (5.72) 
The currents of the reinjection switches are related to the reinjection current and the 
topological structure of the reinjection circuit. As described in chapter 4, there are 
different topological structures. Using the ideal switch paths shown in Figure 5.8 as the 
basic elements of the reinjection circuit, from which all the reinjection switch current 
ratings can be obtained, the following derivations are used to obtain the ideal path 
current ratings. For example, the current RMS rating of a switch which is commonly 
used by the ideal paths: ith' lh' eh' ... ' is given by the square root of the sum of the 
current squares of these paths( ith' lh' eh' ... ) . 
Under the assumption of the three-phase ac output currents being symmetrical, and 
the interface transformer turns ratios having the theoretical values, the reinjection 
current is a periodical function at six times the source fundamental frequency. Thus 
with the time reference fixed by Equation 5.14 and the phase displacement e, between 
the converter output current and voltage, the reinjection current ij under the rated 
condition can be written in the following simple form: 
. ( ) { 2J2knisR sin({;) cos( wt+ e + ~;) 
'lj wt = 
-2J2knisRsin({;) cos(wt + e + i) 
0 <wt<~ 
1!: <wt< 1!: 6 3 
(5.73) 
The ith (Jar i = 2, 3, · · · , m - 1) ideal switch path current, isi in the interval 0 t---t i is 
expressed by 
isi(wt) = 
0 0 <wt< '/'i-1 
2J2knfsRsin({;) cos(wt + B + ~;) '/'i-1 <wt< '/'i 
0 '/'i < wt < Ai-1 
-2J2knisRsin({;) cos(wt + B + i) Ai-1 <wt< Ai 
0 Ai< wt< i 
(5.74) 
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are the on-state starting and stopping angles of the ith ideal switch path in the intervals 
(0 t--+ U and (~ t--+ '.[) respectively. 
The RMS value of the reinjection current ij is 
7r 7r 
~[fl cos2(wt + 8 + ~;)dwt +Ji cos2(wt + 8 + i)dwt] 
6 
(5.75) 
The RMS current of the ith (i = 2, 3, · · · , m - 1) reinjection ideal switch path is 





) -[ cos2(wt+8+-)dwt+ cos2(wt+8+-)dwt] 
1f /i-1 12 Ai-1 4 
= 2knisRsin(~)J~[('yi - /i-1) +(Ai - Ai-1) + Ao(i) + Bo(i)] 
1f 3 1f 
=2knisRsin( 12 ) ;[3(m-l) +Ai-Bi] 
(5.76) 
. 57r . 57r 
Ao(i) = 0.5[sm(2/i + 28 + 6) - sm(2/i-1 + 28 + 6 )] 
Bo(i) = 0.5[sin(2,\i + 28 + ~) - sin(2>-i-l + 28 + ~ )] 
• 1f [ 2cos2(8)cos2({;) J . 1f (2i- l)7r 
Ai=cos(28+26i)sm(--2f3i)= (2i-l)7r -1 sm(-6
- ( )) 
6 cos2(!I...- ) 6m-1 12 12(m-1) 
(5.77) 
• 1f lr 2 cos2(8) cos2( f2) , . 1f (2i-3)7r 
Bi=cos(28+26i-l)sm(6 -2f3i-1)= 2 7r (2i-3)7r -lj sm(6- 6(m-l)) (5.78) 
COS ( 12 - 12(m-1)) 
In the above equations Ji and Ji-1 are the adjustments for the capacitor voltage balance 
(this issue will be discussed in next chapter), as these are small in value and in difference, 
the RMS current of the ith (i = 2, 3, · · · , m - 1) reinjection ideal switch path can be 
approximately expressed as 
2k I . ('Ir) 3{ 7r 2 · ( 7r ) ((m-2i+l)7r) (28)} ~ n SR Slll 12 :;r 3(m-l) - Slll 6(m-l) COS 6(m-l) COS (5.80) 
The RMS currents of the first and mth ideal switch paths are the same and are given 
by 
fslRMS = fsmRMS 
= 2;/2knisR sin({;)V ~Uo'1 cos2(wt + 8 + ~)dwt +IA~ cos2(wt + 8 + i)dwt] 
= 2knisRsin({;)V~[~ + cos(28 + 261) sin(~ - 2(31) - 0.5cos(28)] 
2k I . ( 7r) 3 [ 7r 2 · ( 7r ) (2m-3)7r (28)} ~ nn SR Slll 12 1T 6(m-1) - Slll 12(m-l) cos 12(m-1) COS 
(5.81) 
(5.82) 
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From Equation 5.75 it is clear that the RMS value of the reinjection current ij varies 
with the power factor. Its maximum value is 0.724knisR at(}= ±90°, and its minimum 
value is 0.215knISR at B = ±15° for the stable operation of the reinjection converter 
system. Because the reinjection current is distributed between the m paths, the indi-
vidual reinjection current ratings are relatively very low. 
5.6.4 D.C. Side Capacitance 
Under the rated operating condition the de average voltage across the m ~ 1 capacitors 
connected in series is given by 
\/'27r(m - 1)(1 + ks)VsR 
UdeR = -16_k_" -. -(--'Tr--) [~(m---1-)---'--'-'\""'-m---2-'--.--(-7r--i-7r-)] 
n Slll 12(m-1) -2- + LJi=l '/,COS 6 - 6(m-1) 
= Qvde(m)k~ 1 (1 + ks)VsR (5.83) 
If the voltages across all the capacitors are kept balanced, the rated average voltages 
of each capacitor is one (m - l)th of the rated de average voltage. As the theoretical 
analysis of the MLVR-VSC is based on constant de level voltages, the capacitances of 
the de capacitors must be sufficiently large to remove the capacitor voltages ripple. In 
practice the designed value of that capacitance is only high enough to ensure that the 
capacitor voltage ripple is within a specified margin. 
The volta.ge ripple in the capacitors is caused by the currents flowing through them. 
In the multi-level reinjection converter system with capacitor voltage balance control, 
the current waveforms of the de side capacitors are different, but their de components 
must be the same in order to keep the capacitor voltage balance. However to ensure 
capacitor average voltage balance under the condition of equal de current components, 
the capacitances of the individual de side capacitors must be of the same value; therefore 
the capacitor voltage fluctuations are not the same. 
To simplify the analysis, the reinjection converter system ac output currents are as-
sumed symmetrical, and the interface transformer turns ratios are the theoretical val-
ues. To determine the voltage fluctuation of the de side capacitors for the most critical 
conditions, a further assumption is made that the capacitor current ac content is solely 
determined by the ac components of the two main bridge de output currents iy de and 
i!':lde, i.e. the ac components of the currents iy de and ii::lde are all flowing through the de 
capacitors. Under these assumptions the currents of the de side m - 1 capacitors are 
periodical functions at six times the source fundamental frequency, and every capacitor 
current can be described by two parts of sinusoidal waveforms, one is the part of the 
Y /Y bridge output current iy de, and the other is the part of the Y / .6.. bridge output 
current iflde· 
Thus under the rated condition, with the time reference fixed by Equation 5.14 and for 
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a power angle e, the ac component of the ith capacitor current is given by 
(5.84) 
where /3i = i~(i~~;) is the point at which the ith ideal switch is fired on under e = ±90° 
condition, Ji is the adjustment for capacitor voltage balance (will be described in next 
chapter) and Ide = ~\12knisR cos e is the de component of the two bridge de side 
output currents. 
Because the capacitor voltage ripple is caused by the ac components of the capacitor 
currents, the ac components of the ith capacitor voltages are given by 
we -(3;+8; 7[ i i i i 
Vcaci(wt)= kn~SR{f~~gJsin(wt + e + 60°) - ~ cosB]dwt 
{ 
knv12IsR Jwt [cos(wt + B) - l cos B]dwt -/3· + <5· <wt< /3· + <5· 
- +2 cos(B +<Si) sin/3i - ~cos B} /3i +<Si <wt< i - f3i +<Si 
kn~sR [sin( wt+ B) - sin(B +<Si - /3i) 
-~ cosB(wt + /3i - Ji)] -/3i +<Si< wt< f3i +<Si 
knf:JsR [sin( wt+ B - 30°) - sin(B + <5i + /3i - 30°) 
(5.85) 
+2 cos(B +<Si) sin/3i - ~cos B(wt + f3i - Ji)] /3i +<Si <wt< i - /3i +<Si 
The possible peaks or troughs appear at wt1 = cos- 1 [~ cos BJ - e (-/3i +<Si < wt1 < 
/3i +<Si), and wt2 = cos-1 [~cosB] - e + 30° (/3i +<Si < wt2 < i - f3i +<Si)· The 
corresponding peak or trough values are 
Vciml = kn~~sR{ J1 - (~ cosB)2 - sin(B +<Si - /3i) 
-~ cosB[cos-1 (~ cosB) - e + /3i - Ji]} -f3i +<Si< wt1 < /3i +<Si 
Vcim2 = kn~~sR{ J1 - (~ cosB)2 - sin(B +<Si+ /3i - 30°) + 2cos(B +<Si) sin/3i 
- ~cos B[cos-1 (~cos B) - B + 30° + /3i - Ji]} /3i +<Si < wt2 < i - f3i +<Si 
(5.86) 
By substituting Ji = [cos- 1 C~:(1~;i) )-BJ into Equation 5.86, Vciml and Vcim2 become 
functions of e and /3i· Thus for a specified capacitor (i.e. f3i is fixed), Vciml and Vcim2 
are solely determined by e. 
The greater one among the absolute values IVCiml I and IVcim2I is \tjppi, the peak to 
peak value of the ith capacitor voltage ac component under the operating condition of 
a phase displacement e between the reinjection converter system output current and 
voltage. And when e is equal to ±90°, \tjppi reaches its maximum value VMjppi 
Vivijppi = 
{ 
kn~sR [1- cos/3i] i > (m - 1)/2 
kn~sR [1- cos(30° - /3i)] i < (m - 1)/2 
(5.87) 
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It is obvious that the top and bottom capacitor voltage fluctuations are the same and 
higher than the middle ones. For the m level system the top and bottom capacitor 
voltage fluctuation (peak to peak value) is 
kn J2IsR [ ( o 1f )] 
VMjppl = wC 1- cos 30 - 12(m - 1) (5.88) 
5.7 CONCLUSIONS 
Based on the analysis carried out in this chapter, the following features of the MLVR-
VSC can be summarized: 
1. The voltages across the main bridges are periodically varying, linearly increasing 
and decreasing waveforms; these waveforms can be generated by a controllable 
voltage divider, which is powered by a de voltage source. 
2. Based on the reinjection concept of harmonic cancellation, the ac output voltage 
waveform is of high quality. The ac output voltage waveform of an m-level MLVR-
VSC is equivalent to that of a 12(m - 1)-pulse conversion system. 
3. A step by step periodically varying voltage with zero voltage levels is supplied to 
the main bridges and synchronized with the main bridge firings; the commutations 
of the main bridge switches always take place in the interval of zero voltage. This 
zero voltage switching condition provided by force-clamping the main bridges 
removes the need for a dead interval for the two valves in the same phase pole 
to commutate, as there is no risk of short-circuiting the de source. Thus the 
reliability of the MLVR-VSC system is enhanced. 
4. The zero switching condition enables the direct series connected power switches 
in the main bridge to be controlled synchronously without dynamic equal voltage 
sharing problems. That means that the series connected switches in the main 
bridge are of the same power rating and the two main bridges operate as a con-
ventional six-pulse converter. The simple structure and control requirements of 
the main bridges makes the converter system compact and cost effective. 
5. The interval length controllable ZVS condition provided by the force-clamping 
of the main bridges not only eliminates the switching losses, but also simplifies 
the snubber requirements. A snubber-less or very simple snubber structure can 
be used in the main bridge design, because the capacitive energy (due to the 
parasitic capacitance of the power switches) discharges before the switch to be 
turned on, and the stray inductor current is by-passed by the force-clamping 
during the turning off process. 
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6. The reinjection circuit is a single phase multi-level converter pole that functions 
like a controllable voltage divider. It is not involved in the main power conversion, 
only the ac component of the convert system de output current will pass through 
it. This means that when the converter system operates on the high power factor 
condition, the reinjection circuitry power rating and the power losses would be 
very low. 
7. Because the voltages across the converter bridges are controlled to rise and fall 
step by step, very low dV / dt is produced across the main bridge switches and 
at the converter system ac output terminals. This reduces the electromagnetic 
interference (EMI) and ensures that the power switches in the main bridge operate 
properly and without the need of filters to prevent the insulation damage at the 
interface transformers. 
The main shortcoming of the present MLVR-VSC is lack of individual phase voltage 
control to ensure the three phase current balance during ac source voltage unbalance. 
This is a matter for further work. 
Chapter 6 
MLVR-VSC CAPACITOR VOLTAGE BALANCING 
6.1 INTRODUCTION 
In previous chapters the voltages across the de side capacitors have been assumed to 
be equal, (i.e. kept in perfect balance). This is an essential condition for the multi-
level reinjection converter system to operate properly. It is thus important to verify 
under what operating conditions the voltages across the de side capacitors can be kept 
in stable balance. With this purpose the following analysis uses power angle B (the 
phase angle displacement between the converter system output current and voltage 
fundamental components) as the converter operation index. 
6.2 CAPACITOR VOLTAGES OF EQUAL ON-STATE CONTROL 
The converter system output voltage and current (given by Equations 5.14 and 5.20) 
are now written in the following slightly modified forms. 
l VA(wt) j r =~=1 VAn sin(nwt) j Vo(wt) = VB(wt) = =~=l VBn sin(nwt - 120°) vc(wt) =~=l Ven sin(nwt + 120°) (6.1) 
where VAn = VBn =Ven, because the MLVR-VSC always outputs symmetrical three-
phase ac voltages based on the symmetrical firing control and the same de voltage. 
l iA(wt) j l =~=1 1Ansin(nwt+BAn) j Io(wt) = iB(wt) = =~=1 IBn sin(nwt - 120° + BBn) ic(wt) =~=l Ion sin(nwt + 120° +Ben) (6.2) 
Their main difference is that the source voltage has been removed from the above 
expressions, its influence being represented by the output current fundamental and 
harmonic component amplitudes, IAn, 1Bn, Icn (n = 1, 2, ···)and phase displacement 
angles B An, B En, Ben ( n = 1, 2, · · · ) ; the modification has been made to take into 
account possible asymmetry and distortion in the voltage source. 
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Based on the expressions derived in section 5.5.2, icu and icd, the currents through the 
capacitors, can be determined by the following procedure. 
To take into account possible turns ratio differences from the nominal, the interface 
transformer secondary line currents are expressed by 
(6.3) 
(6.4) 
where kyn and knn are turns ratios of the two interface transformers, (the Y/Y con-
nection transformer turns ratio is kyn : 1; the Y / Ll connection transformer turns ratio 
is knn : -}3). 
The de output currents of the two main bridges (given by Equations 5.37-5.40) are 
r 
ina(wt) l 
indc( wt) = fs.6. (wt) inb( wt) 
inc( wt) 







0 <wt< J 
:!!. <wt< 2rr 
3 3 
2rr <wt< 7r 3 
1r <wt< 4rr 
3 
4rr <wt< 5rr 
3 3 
5
rr <wt< 27r 3 
-iB(wt + 30°) 
iA(wt + 30°) 
-ic(wt + 30°) 
iB(wt + 30°) 
-iA(wt + 30°) 
ic(wt + 30°) 
-iB(wt + 30°) 
-~<wt<~ 
:!!. <wt<:!!. 6 2 
:!!. <wt< 5rr 
2 6 
5rr <wt< 7rr 
6 6 
7rr < wt < 3rr 
6 2 
3rr < wt < llrr 
2 6 






6.2 CAPACITOR VOL TAG ES OF EQUAL ON-STATE CONTROL 173 
The currents icu and icd through the de capacitors are given by 
(6.9) 
where IdcL is the load current of the converter system. 
Based on equation 6.9, the reinjection current ij is expressed by 
ij(wt) = icu(wt) - icd(wt) 
il::,.dc(wt) - iYdc(wt) 
-k1::,.niB(wt + 30°) + kyniB(wt) 0 <wt<~ 
k1::,.niA(wt + 30°) + kyniB(wt) K <wt< K 6 3 
k1::,.niA(wt + 30°) - kyniA(wt) K <wt< K 3 2 
-k1::,.nic(wt + 30°) - kyniA(wt) K <wt< 2n 2 3 
-k1::,.nic(wt + 30°) + kynic(wt) 2n <wt< 5n 3 6 
k1::,.niB(wt + 30°) + kynic(wt) 5n <wt< 7f 6 
k1::,.niB(wt + 30°) - kyniB(wt) 7f <wt< 7n 
(6.10) 
6 
-k1::,.niA(wt + 30°) - kyniB(wt) 77f <wt< 4n 6 3 
-k1::,.niA(wt + 30°) + kyniA(wt) 4n <wt < 3n 3 2 
k1::,.nic(wt + 30°) + kyniA(wt) 3n <wt< 5n 2 3 
k1::,.nic(wt + 30°) - kynic(wt) 5n < wt < lh 3 6 
-k1::,.niB(wt + 30°) - kynic(wt) lln < wt < 27f 6 
The vector of capacitor currents is Icap(wt) = [icl ic2 · · · ic(m-l)]T, and the currents 
through the m - 1 capacitors are listed below: 
-kc,.niB(wt + 30°) - Ide -a< wt< a 
-kyniB(wt) - Ide a<wt<i-a 
kc,.niA(wt + 30°) - Ide i-a <wt< i +a 
kyniA(wt) - Ide .!!: + a < wt < 2?T - a 3 3 
-kc,.nic(wt + 30°) - Ide 2?T - a < wt < 2n + a 3 3 
ict = 
-kynic(wt) - Ide 2; + a < wt < 7f - a (6.11) 
kc,.niB(wt + 30°) - Ide 7f - a < wt < 7f + a 
kyniB(wt) - Ide 7f + a < wt < 4; - a 
-kc,.niA(wt + 30°) - Ide 4?T - a < wt < 4n + a 3 3 
-kyniA(wt) - Ide 4?T + a < wt < 5?T - a 3 3 
kc,.nic(wt + 30°) - Ide 5?T - a < wt < 5n + a 3 3 
kynic(wt) - Ide 5; + a < wt < 27f - a 
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ie2 = 
-kt:.niB(wt + 30°) - Ide 
-kyniB(wt) - Ide 
kt:.niA(wt + 30°) - Ide 
kyniA(wt) - Ide 
-kt:.nic(wt + 30°) - Ide 
-kynic(wt) - Ide 
kt:.niB(wt + 30°) - Ide 
kyniB(wt) - Ide 
-kt:.niA(wt + 30°) - Ide 
-kyniA(wt) - Ide 
kt:.nic(wt + 30°) - Ide 
kynic(wt) - Ide 
-kt:.niB(wt + 30°) - Ide 
-kyniB(wt) - Ide 
kt:.niA(wt + 30°) - Ide 
kyniA(wt) - Ide 
-kt:.nic(wt + 30°) - Ide 
-kynic(wt) - Ide 
kt:.niB(wt + 30°) - Ide 
kyniB(wt) - Ide 
-kt:.niA(wt + 30°) - Ide 
-kyniA(wt) - Ide 
kt:.nic(wt + 30°) - Ide 
kynic(wt) - Ide 
-3a <wt< 3a 
3a <wt<~ -3a 
~ - 3a < wt < ~ + 3a 
1!: + 3a < wt < 2rr - 3a 3 3 
2rr - 3a < wt < 2rr + 3a 3 3 
2
; + 3a < wt < 7r - 3a 
7r - 3a < wt < 7r + 3a 
7r + 3a < wt < 4; - 3a 
4rr - 3a < wt < 4rr + 3a 3 3 
4rr + 3a < wt < 5rr - 3a 3 3 
5rr - 3a < wt < 5rr + 3a 
3 3 
5
; + 3a < wt < 27r - 3a 
-(2i - l)a <wt< (2i - l)a 
(2i - l)a <wt< ~ - (2i - l)a 
~ - (2i - l)a <wt< ~ + (2i - l)a 
~ + (2i - l)a <wt< 2; - (2i - l)a 
2
3rr - (2i - l)a <wt< 
2; + (2i - l)a 
2; + (2i - l)a <wt< 7r - (2i - l)a 
7r - (2i - l)a <wt < 7r + (2i - l)a 
7r + (2i - l)a <wt< 4; - (2i - l)a 
~ - (2i - l)a <wt< 4; + (2i - l)a 
4;+(2i-l)a<wt< 5; (2i-l)a 
5
; - (2i - l)a <wt< 5; + (2i - l)a 
5
; + (2i - l)a <wt< 27r - (2i - l)a 
-kt:.niB(wt + 30°) - Ide - ~ + a < wt < ~ - a 
~-a< wt<~ +a 
~+a< wt< i -a 
i-a <wt< i +a 
-kyniB(wt) - Ide 
kt:.niA(wt + 30°) - Ide 
kyniA(wt) - Ide 
-kt:.nic(wt + 30°) - Ide 1!: + a < wt < 5rr - a 2 6 
ie(m-1) = 
-kynic(wt) - Ide 
kt:.niB(wt + 30°) - Ide 
kyniB(wt) - Ide 
-kt:.niA(wt + 30°) - Ide 
5rr - a < wt < 5rr + a 
6 6 
5rr + a < wt < 7rr - a 
-kyniA(wt) - Ide 
kt:.nic(wt + 30°) - Ide 




7rr + 3a < wt < 3rr - a 6 2 
3rr - a < wt < 3rr + a 2 2 
3rr + a < wt < l17f - a 
2 6 
l17f - a < wt < l17f +a 
6 6 




The above equations show that the (m-1) capacitor currents are periodical time func-
tions. Every ~ interval consists of two continuous current curves corresponding to the 
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two main bridge output currents, and there are six of these two curve groups in a full 
fundamental period for every capacitor current waveform. 
The voltages across the de capacitors are determined by integrating the currents flow-
ing through them. The integrations of the m - 1 capacitor currents on the source 
fundamental period are proportional to the voltage increments of the m - 1 capacitors 
after every cycle. Because the ith capacitor current ici represents the current of every 
capacitor, the integration of the current as expressed in Equation 6.13 will give the 
expression of the voltage increment for all the m - 1 capacitors. Thus the capacitor 
voltage balance condition is achieved when the integration of this current is the same 
for all i = 1, 2, · · · (m - 1). 
The ith capacitor voltage increment for every period of the source fundamental is given 
by 
1 121r-(2i-l)a: 
.6. Vci = -
0 
icid(wt) 
w i -(2i-l)a: 
1 { ~IBn[l-(-lrJ . [(n-4)1f J . = -
0
. - 21fldc - 2kt:,.n D sm + ()Bn sm(nf3i) 
w i n=l n 6 
2k ~ IBn[l - (-lrl . [(n - 4)7r 8 J . (n7r (3·) - Y n D sm 
6 





IAn[l-(-1rJ. [n7r 8 J. ((3) +2 t:,.n sm - + An sm n i · n 2 
n=l 
2k Loo Icn[l - (-lrJ . [(Sn+ 4)7r () ] . (n7r (3 )} - "y Slll + C Slll - - n · n n 6 n 6 i 
n=l 
(6.15) 
where a= 12(;-l), and f3i = (2i - l)a. 
It is obvious from Expression 6.15 that under the firing arrangement of equal on-state 
interval for every reinjection switch in the firing sequence, the voltage increments of the 
(m - 1) capacitors depend on their positions in the de voltage divider, i.e. capacitor 
voltage balance is not achieved. Thus further investigation of the firing arrangement 
for the reinjection switches has to be carried out to achieve capacitor voltage balance. 
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Capacitor voltage balance can be achieved by ensuring that all the capacitor current 
period integrations are equal for every period. Because the capacitor current periodic 
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integration is proportional to its de current component, the capacitor voltage balance 
assessment is based on the de component analysis of the converter system reinjection 
circuit. 
With reference to Figure 5.8, l!;;.dc, Jy de, Icu, led, and Is1 to Ism are used to represent 
the de components of currents i!;;,de, iy de, icu, ied, and is1 to ism respectively. For 
the steady state operation, the de component currents through the (m-1) capacitors, 





Ieu - Ism 
Ie(m-1) - Is(m-1) 
Ie(m-2) - Is(m-2) 
Ie(i+l) - Is(i+l) 
Ie3 - ls3 
Ic2 - Is2 = led + Is1 
These expressions can be rewritten in the form below. 
Ic(m-2) Ic(m-1) - Is(m-1) 
Ie(m-3) I 
'\'(m-1) I 
c(m-1) - 6j=m-2 Sj 
lei I '\'(m-1) I c(m-1) - 6j=i+l Sj 
Ie2 
let 
I '\'(m-1) I c(m-1) - 6j=3 Sj 
I '\'(m-1) I 
c(m-1) - 6j=2 Sj 
and 




Equations 6.17 and 6.18 indicate that the capacitor voltage balance can be achieved by 
ensuring the de components of the (m-2) inner reinjection switch currents, i.e. Isj (j = 
2, 3, · · · , (m - 1)) are zero. The de components of the reinjection switch currents, Is1 
and Ism do not affect capacitor voltage balance, but influence the operating behaviour 
of the converter system. In an ideal 12-pulse case led = Icu and thus, from equations 
6.18, Is1 = -Ism, i.e. switch paths 81 and Sm act as by pass switches for their de 
components. 
Capacitor voltage balance can also be assessed with reference to the charge taken away 
6.3 ON-STATE ADJUSTMENTS FOR CAPACITOR VOLTAGE BALANCING 177 
from the capacitors. Thus the de components of the ( m - 2) inner ideal switch currents 
are proportional to the charges taken away from the m-2 inner level nodes every period. 
If these charges are all zero, the capacitor voltages are kept in balanced conditions. 
From equation 6.17 the de component current differences between the first capacitor 
(taken as the reference) and other capacitors are given by 
Ici - Icl = l...:Isj 
j=2 
for i = 2 3 · · · (m -1) 
' ' ' (6.19) 
These differences determine the capacitor voltage increment or decrement after every 
period; thus when imbalance occurs, adjustments can be made to the de capacitor 
voltages by regulating the de components of the (m-2) inner reinjection switch currents. 
The remaining question is how to make such adjustments. 
The m ideal reinjection switches in figure 5.8 are fired on and off periodically and in 
synchronism with the main bridge switches in the sequence 
Sm, Sm-l, ... 'Si, ... 'S2, S1, S2, ... 'Si, ... 'Sm-2, Sm-l· 
Every six terms of this sequence corresponds to a full fundamental cycle. Every switch 
in each sequence conducts the reinjection current ij twice, except for Sm and S1 that 
conduct only once. 
To simplify the explanation the following discussion is made under the condition that 
the converter system output ac current is symmetrical and perfectly sinusoidal, while (}, 
the current phase displacement with repect to the converter output ac voltage, and the 
interface transformer turns ratios (i.e. kyn = kt::..n = kn) are kept at nominal values. 
The results obtained under these ideal conditions will be extended to general conditions 
later. 
Under the ideal conditions, and with the time reference set by equation 6.1, the rein-
jection current ij, a periodic waveform at six times the fundamental frequency, is given 
by 
-7r/6 <wt< 0 
0 <wt< 7r/6 
(6.20) 
where knIA is the peak value of the converter ac output line current. 
It is obvious that ij(-wt) = -ij(wt) is not satisfied in the interval -7r/6 <wt< 7r/6 
except when (} = ±90°, i.e. the reinjection current ij, described by equation 6.20, is 
not an odd symmetrical function for (} =f: ±90°. 
Under the equal synchronous firing control criterion, the reinjection switch Si ( i = 
2, 3, · · · , (m -1)) is in ON-state for the intervals -/3i <wt< -/3i-l and /3i-l <wt< 
f3i (/3i = g~::i~~)) to conduct ij(wt). Due to the asymmetrical characteristics of ij(wt), 
the de component of the current through Si ( i = 2, 3, · · · , ( m - 1)) varies with (}. 
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The de components of the reinjection switch path currents under equal on-state interval 
firing control are clearly visible in Figure 6.1, for the case when e = 30°. The waveforms 
shown in this figure are: 
a. Vyy /Ude, the voltage across the Y /Y connection bridge 
b. Vy t;./Udc, the voltage across the Y / .6. connection bridge 
c. ij (wt), the reinjection current 
d. is1, the path current through the ideal switch S1 
e. is2 , the path current through the ideal switch S2 
f. is3, the path current through the ideal switch S3 
g. is4, the path current through the ideal switch 84 
h. iss, the path current through the ideal switch Ss 
i. is6, the path current through the ideal switch S6 
j. is7, the path current through the ideal switch S7 
k. iss, the path current through the ideal switch Ss 
The characteristics, ij(wt - 7r/6) = -ij(wt), of the reinjection current ij(wt), enable 
slight variations of the ON state intervals in the regions -7r /6 < wt < 0 and 0 < wt < 
7r /6 to regulate the de components of the capacitor currents. The ON state sequence 
of the reinjection paths must remain in the sequence 
Sm, Sm-l, ... 'Si, ... 'S2, S1, S2, ... 'Si, ... 'Sm-2, Sm-l 
to suppress the harmonics, but the equal ON state interval must be modified to ensure 
that the de component of the individual reinjection path current is zero. 
To achieve this, the first and second ON state intervals of the reinjection switch Si 
(i = 2, 3, · · · , (m - 1)) in every sequence are adjusted from [-,Bi < wt < -,Bi-1] to 
[-,Bi + 8i < wt < -,Bi-1 + 8i-1] for the first, and from [,Bi-1 < wt < ,Bi] to [,Bi-1 + 
Di-1 <wt< ,Bi+ Si] for the second. Thus the de component of the current through Si 




f3i+oi i · (wt)dwt - Jf3i-l +oi-l i · (wt)dwt 
-f3i+oi J -f3i-1 +oi-1 J 
Is(m-l) J f3m-l Hm-1 i ·(wt)dwt - Jf3m-2+8m-2 i. (wt)dwt -f3m-l +om-l J -f3m-2+8m-2 J 
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Figure 6.1 The Reinjection Waveforms under equal on-state interval firing 
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which can be rewritten in the form 
(6.22) 
Is(m-1) 3 Jf3m-l +om-l . ( t)d t J J J - i · W W - S( -2) - · · · - S2 - Sl 11' -f3m-l +om-l J m 
Using Equation 6.22, and a recurring procedure starting from Is1, determines all of the 
(m-2) path currents, Is2 to Is(m-1)· 
The integrations (for i = 1, 2, · · · , (m - 1)) in equation 6.22 are given by 
(6.23) 
As indicated earlier, the first and last path currents, Is1 and Ism do not influence the 
capacitor voltage balance, thus the 81 adjustment for regulating Is1 can be set freely, 
and all the other adjustments, 82 to 8(m-l) are used to regulate the capacitor voltages, 
Vc2 to Vc(m-1)' (Vc1 is treated as the reference). 
Equations 6.22 show that 2::~=2 Isj = ~ J~~;~~i ij(wt)dwt-Is1, and using Equation 6.19 
the de component difference between the ith capacitor current, Ici, and the reference 
capacitor current, Jcl, is given by 
(6.24) 
Since the capacitor de current differences are proportional to the voltage increment 
differences ( after every i period ), equation 6.24 shows that this increment difference 
can be regulated by the adjustment, Ji, if 81 is fixed. Equation 6.24 also reveals that 
the converter system power angle e, has a strong influence on the capacitor voltage 
balance. If there is no adjustment, i.e. 81 = 8i = 0, the capacitor current de component 
differences can not be zero except for e = ±90°; this means that without capacitor 
voltage balance adjustment, as a result of the cumulative effect, the capacitor voltage 
will drift away from the balanced condition. 
Because cos(r2 - f3i) > cos({; - f31) for i = 2, 3, · · · , (m - 2), the sign of Ici - Icl is 
determined by case. Thus for -90° < e < 90°, i.e. the source transfers power to 
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the converter system, the inner capacitor voltages increase faster or decrease slower 
than the outer ones; while for -90° > B > -180° and 90° < B < 180°, i.e. the 
source receives power from the converter system, the outer capacitor voltages increase 
faster or decrease slower than the inner ones. Thus if there is no capacitor voltage 
balance control, B governs which capacitor is over rated first, since cos(~ - f3(!ij-)) > 
cos(~ -/3(T±l)) >cos(~ -/3(T±2)) >···>cos(~ -/3(m-2)) =cos(~ -/32) form 
being even, or cos(;2 - /3(m21)) > cos(;2 - /3(m-;;1±l)) >cos(~ - /3(m-;;1±2)) > · · · > 
cos(~ - /3(m-2)) = cos(~ - /32) for m being odd. 
Figures 6.4 and 6.5 illustrate the on-state interval adjustments of the reinjection switch 
paths of the 8-level MLVR-VSC example to cancel the de components of the reinjection 
switch path currents for B = 30° and B = -150° respectively. The waveforms in these 
figures are in the same order as those in Figure 6.1. In Figures 6.4 and 6.5, currents 
Is2 to Is1 are regulated to ensure capacitor voltage balance; while Is1 and Iss contain 
de current components due to lack of adjustment. 
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To extend the above analysis carried out under ideal conditions, to practical operating 
conditions, it is convenient to define -Ai = -/3i + Oi as the first ON interval start 
instant, and 'Yi = /3i + Oi as the second ON interval end instant of the ith switch 
(i = 2, 3, · · · , (m-1)) in every sequence, with the sequence center used as the reference. 
In every sequence the integration of the reinjection current ij from the first ON state 
start instant of the ith switch to its second ON state end instant, is the sum of the 
current integrations of the ideal switch paths 81, 82, · · · , Si. In the presence of asym-
metry and distortion, ij may not be a periodical function of six times the fundamental 
frequency. Thus the de components of the reinjection switch current have to be calcu-
lated on the full fundamental period. The de components of the (m - 2) ideal switch 
path currents, Is2 to Is(m-l) must be zero to ensure capacitor voltage balance. Thus, 
Ici - Ici, the average current differences derived from the integration of the reinjection 
current ij from the first on-state start instant of the ith switch to its second on-state 
end instant for the six sequences are given by 
1 11; 1 J]-+1; 
Ici - Ici = - ij(wt)d(wt) + - ij(wt)d(wt) 
27r -.\· 27r -'!:-.\· 
' 3 ' 
1 ~ 2; +1; 1 11f+ri +- ij(wt)d(wt) + - ij(wt)d(wt) 
27r 2rr _ \ . 27r 7f- \. 
3 /\-i Ai 
1 ~4; +1; 1 A5arr +1; +- ij(wt)d(wt) + - ij(wt)d(wt) - Is1 
27r 4rr -.\· 27r 5rr -.\· 
' 3 i 3 t 
(6.25) 
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where Is1 can be calculated by 
1 1/'1 1 1 i-+'Yl 1 ~ 2; +1'1 





27f -.\1 7f K-.\1 7f 2rr -.\1 
3 3 
1 171"+')'1 1 ~ 4; +1'1 1 ~ 5; +1'1 +- ij(wt)d(wt) + - ij(wt)d(wt) + - ij(wt)d(wt) 
27f 7r-A1 27f 4; -.\1 27f 5; -.\1 
1 1/31 1 Ji-+/31 1 ~ 237r +/3i 
= - ij(wt)d(wt) + - ij(wt)d(wt) + - ij(wt)d(wt) 
27f -/31 27f {f-/31 27f 2; -/31 
1 171"+,lh 1 ~ 437r +Jh 1 ~ 5; +/31 +- 'lj(wt)d(wt) + - ·ij(wt)d(wt) + - ij(wt)d(wt) 
27r 71"-(31 27f 437r -/31 27f 5; -/31 
Under the practical conditions the reinjection current ij(wt) is given by 
ij(wt) = 
-kt.n L::=l IBn sin(nwt + n54n + BBn) - kyn L::=l fen sin(nwt + ~7f +Ben) 
-kt.n L::=l IBn sin(nwt + n54n + BBn) + kyn L::=l IBn sin(nwt - ~7f + BBn) 
kt.n L::=l IAn sin( nwt + 1rJ'n + BAn) + kyn L::=l IBn sin(nwt - ~7f + BBn) 
kt.n L::=l IAn sin( nwt + 1rJ'n + BAn) - kyn L::=l hn sin(nwt + BAn) 
-kt.n L::=l fen sin(nwt + ~7f +Ben) - kyn .L::=l IAn sin(nwt + BAn) 
-kt.n L::=l fen sin(nwt + ~7f +Ben)+ kyn .L::=l fen sin(nwt + ~7f +Ben) 
kt.n L::=l IBn sin(nwt + n;J4n + BBn) + kyn L::=l fen sin(nwt + ~7f +Ben) 
kt.n L::=l IBn sin(nwt + n54n + BBn) - kyn L::=l IBn sin(nwt - ~7f + BBn) 
-kt.n L::=l IAn sin( nwt + 1rJ'n + BAn) - kyn .L::=l IBn sin(nwt - ~7f + BBn) 
-kt.n L::=l IAn sin( nwt + 1rJ'n + BAn) + kyn L::=l IAn sin(nwt + BAn) 
kt.n L::=l fen sin(nwt + ~7f +Ben)+ kyn .L::=l hn sin(nwt + BAn) 
kt.n L::=l fen sin(nwt + ~7f +Ben) - kyn .L::=l fen sin(nwt + ~7f +Ben) 
-kt.n L::=l IBn sin(nwt + n54n + BBn) - kyn .L::=l Ien sin(nwt + ~7f +Ben) 
Thus the capacitor current differences can be expressed by 




:!I. <wt< 2n 
2 3 
2n <wt< 5n 
3 6 
5n <wt< 7f 
6 
7f <wt< 7n 
6 
7n <wt< 4n 
6 3 
4n <wt< 3n 
3 2 
3n <wt< 5n 
2 3 
5n < wt < ll7r 
3 6 
ll7r < wt < 2n 
6 
(6,26) 
Ici - fc1 = -Is1 + 2~ {-2kt>.n I::=l 1Bn[l~(-WJ sin( n(/;i,\;)) sin(n(i;;,\;) + (n~4)rr + BBn] 
+2kA "'= 1An[l-(-l)n] sin n(i;+,\;) sin(n(/;-,\;) + !l1!:. +BA ] 
un L...ln=l n 2 2 2 n 
-2kt>.nL::=l Icnll~(-l)n) sin(n('Y;i,\;))sin(n(1;;,\;) + (5n~4)rr +Ben] 
-2kYnL::=l 1An[l~(-l)n)(sin(n6rr)sin(n2rr +BAn)+sin(n('Y;i,\;) - n6rr)sin(n; + n(/;;,\;) +BAn)] 
-2kYnL::=l 1Bn[l~(-l)n](sin(n6rr)sin((n~2)rr +BBn)+sin(n(i;i,\;) - n6rr)sin((n~2)rr + n(i;;,\;) +BBn)] 




rr) sin( (n~2)rr - n(/;
2
-,\;) - Ben)]} 
Since /i +Ai = 2(3i, /i - Ai = 2c5i, and the factor [1- (-lrJ forces the equation above 
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to be zero when n is an even number, this equation is simplified to 
Ici - Ic1 = -Is1 + Hk~n I::=l JBn[l~,(-lin) sin(n/3;) sin[(n~2)11' + n8i + BBn] 
-kyn I::=l lAn[l~(-l)n] [sin(n611') sin(n211' + BAn) + sin(n/); - n611') sin(n; + nJi + BAn)] 
-kyn I::=l lBn[l~(-l)n] [sin(n;) sin( (n~2)11' + BBn) + sin(nfJi - nn Sin( (n~2)11' + nD; + BBn)] 
-kyn L::=l Ion[l~(-WJ [sin(n611') sin( (n~
2)11' - Ben)+ sin(n/3i - n;) sin( (n~2)11' - n8i - Ben)] 
+k~n L::=l IAn[l~(-l)n] sin(n/);) sin[n211' + nJ; + BAn] 
+k~n L::=l Ion[l~(-l)"] sin(n/3;) sin[(n~2)11' - n8i - Ben]} (6.27) 
and 
Is1 = HkYn L::=l lAn[l~(-l)n] [sin(n611') sin(n211' + BAn) + sin(n/31 - nn sin(n; + BAn)] 
+kYn L::=l lBn[l~(-WJ [sin(n;) sin( (n1;,2)11' + BBn) + sin(n/31 - '~11') sin( (n~2)11' + BBn)] 
+kYn L::=l Ion[l~(-ln [sin(n;) sin( (n~2)11' - Ben)+ sin(n/31 - nn sin( (n~2)11' - Ben)] 
-k~n L::=l IBn[l~(-WJ sin(n/31) sin( (n~2)11' + BBn) 
-k~n L::=l lAn[l~(-l)"] sin(n/31) sin(n211' + BAn) 
k "°'oo Ion[l-(-l)n] · ( r.1) · ((n+2)11' B )} - ~n Dn=l n Slll ntJl Slll - 6- - en (6.28) 
6.5 BASIC REQUIREMENTS OF CAPACITOR VOLTAGE BALANCE 
In the MLVR-VSC system the current and voltage waveforms have very low harmonic 
content and the source voltage is usually symmetrical. Therefore to simplify the de-
velopment of the basic requirements for capacitor voltage balancing, the analysis is 
carried out under the ideal conditions that the converter system output currents are 
symmetrical and undistorted (i.e. lA1 = Im = Ic1, eAl = em = Bc1 = e and 
lAn = IBn =fen= 0), and the two interface transformer turns ratios kyn = kl:!.n =kn. 
Under these conditions Equations 6.27 and 6.28 become 
Thus the capacitor de current differences (for i = 2, 3, · · · , (m - 1)) can be obtained 
and as the same as equation 6.24, i.e. 
12 . 7r 7r 7r 
lei - Jcl = -;-knf A1sm(
12
) [cos( 8i + 8) cos(,Bi -
12
) - cos( 81+8) cos(,81 -
12 
)] (6.29) 
From equation 6.29 the following basic requirements for the capacitor voltage balance 
can be deduced: 
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1. The de current differences between the capacitors, Ici- Ic1 ( and thus the capacitor 
voltage increments or decrements after every cycle ) , can be controlled by the 
reinjection switch firing adjustment, Oi (i = 2, 3, · · · , (m - 1)). The regulation is 
strongly influenced by e' the phase displacement between the converter system 
output current and voltage. For example, in the region of _goo < e < goo, 
the increment of Oi will cause the ith capacitor voltage to decrease, but for the 
regions of _go0 > e > -180° and goo < e < 180°, the increment of oi will cause 
the reverse results. 
2. To keep the firing synchronization between the main bri<lge an<l reinjedion switches, 
and allow sufficient time for the main bridge valves to switch under the zero volt-
age, the adjustments 01 and O(m-l) should be set to 0. Thus to maintain the 
sequence order, adjustments, 02 to o(m-2) have to be in the following range: 
(6.30) 
__ 'Tr __ o2-03-· · ·-o( 3) <o( 2) <-'Tr-) +02+03+ · ·+o( 3) 6(m-1) m- m- 6(m-1 m- · 
3. Under the limitation imposed by equation 6.30, the capacitor balance can only 
be achieved if e is within the region 
l17r 7f ' I I ' 7f 7f 
12 + 4(m - 1) .? 81 .? 12 - 4(m - 1) (6.31) 
To keep the unbalance within the specified tolerance, the maximum number of 
cycles in which e remains out of this region has to be limited and this is dependent 
on the capacitance of the de capacitors. 
4. When e is within the region in steady state and 01 = 0, to keep the capacitor 
voltage balance the adjustments must satisfied the expression 
( ) 
cos( e + 01) cos(;; - (31) cos e cos((31 - {2) 
cos e + oi = = -----~~ 
cos({; - f3i) cos(f3i - {;) 
(6.32) 
Figures 6.2 and 6.3 illustrate the main bridge and the reinjection switch firing sequence, 
the on-state combinations and the firing adjustments of the reinjection switch paths 
required for capacitor voltage balance. 
In Figures 6.2 and 6.3 the three concentric annuluses represent the on-state combi-
nations of the three groups of switches. The center one is divided into six sectors to 
express the six on-state combinations of Sn to Sy6, the six valves of the main bridge 
connected to the Y /Y connection transformer; the middle annulus is also divided into 
six sectors to express the six on-state combinations of S 1:::,.1 to S t::,.6, the six switches of 
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Figure 6.2 Firing sequence of the MLVR-VSC 
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Figure 6.3 Firing sequence of the MLVR-VSC 
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the main bridge connected to the Y / b.. connection transformer; the third one is divided 
into 12(m - 1) sectors, and every 2(m -1) sectors forms a group, that corresponds to 
an on-state sequence of the reinjection switches. The on-state combinations denoted 
on the three concentric annuluses rotate in the clockwise direction corresponding to the 
switch state changes in the time domain; at any instant, i.e. at any angle position, the 
on-state combinations of the three switch groups can be determined by the switches 
that appear in the appropriate area where the angle is located, otherwise the switches 
are in the off-state. 
In Figures 6.2 and 6.3, the top graphs show the on-state combination features for 
()=goo and()= -goo respectively, while the lower graphs show the effects of operating 
outside the () = ±goo regions, (the lower graph in Figure 6.2 with adjustments for 
_goo < () < -15° and 15° < () < go0 ; the lower graph in Figure 6.3 with adjustments 
for -goo > () > -165° and 165° > () > go0 ). Under those conditions the reinjection 
switch on-states are shifted except switch paths 81 and Sm; for example, the on-state 
interval of the switches 82 and Sm-1 are shifted from the dash lines to their nearest 
solid lines. The on-state adjustments of the switches 83 to Bm-2 are not shown in the 
figures. 
Figures 6.4 and 6.5 show the on-state interval adjustments of the reinjection switch 
paths of an eight level example for the cases of () = 30° and () = -150° respectively. 
The de components of the reinjection switch path currents are regulated to zero by the 
adjustments. The waveforms in Figures 6.4 and 6.5 are in the same order as in Figure 
6.1. Currents Is2 to fs7 are regulated in different lengths for the two adjacent on-state 
intervals to achieve the zero de average; while Is1 and Iss are set with no adjustments, 
i.e. they contain de current components. 
6.6 ASYMMETRICAL CURRENT INFLUENCE 
By using precise on-state time sequence control of the reinjection switch paths and the 
main bridge switches, the converter system three phase output voltage waveforms can 
be made symmetrical. The source voltage on the other hand can be asymmetrical for a 
variety of uncontrollable reasons. The following analysis is made under the assumption 
that the source voltage, although asymmetrical, is perfectly sinusoidal, the converter 
system output current harmonic components are ignored (i.e. IAn = IBn = Icn = 
0 n = 2, 3, · · · ), and the two interface transformer turns ratios are kn : 1 and kn : J3 
for Y/Y and Y/b.. connections (i.e. kyn = kt:,,n =kn)· Equations 6.27 and 6.28 then 
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Figure 6.4 The Reinjection Waveforms under capacitor voltage balance control 
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Figure 6.5 The Reinjection Waveforms under capacitor voltage balance control 
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become 
Ici - Icl = ~ {IA1[- cos(BA1) + 4sin( ~) cos(8i + B Al) cos(,Bi - ~ )] 
+IBl[- cos(BBl) + 4sin( ~) cos(8i + BBl) cos(,Bi - ~)] 
+lei[- cos(Bc1) + 4sin(~) cos(8i + Bc1) cos(,Bi - ;
2
)]} - Is1 
Is1 = ~{JAi[-cos(BA1) +4sin(~)cos(81 +BA1)cos(,81 - ~)] 
. 1f 1f 
+IBl[- cos(BBl) + 4srn( 
12
) cos(81 + BBl) cos(,81 -
12
)] 
• 1f 1f 
+Ic1[- cos(Bc1) + 4sm( 
12
) cos(81 + Bc1) cos(,81 -
12
)]} 
Then under the condition specified above, the de current differences of the reinjection 
switches are given by 
Ici - Icl = 4~n sin({;){IA1[cos(8i + BA1) cos(,Bi - ;2) - cos(81 + BA1) cos(,81 - {;)] 
+IB1[cos(8i + BBl) cos(,Bi - {;) - cos(81 + BBl) cos(,81 - {;)] 
+Ic1[cos(8i + Bc1) cos(,Bi - {;) - cos(8i + Bc1) cos(,Bi - {;)]} (6.33) 
To ensure capacitor voltage balance, with the equal on-state time for every reinjection 
switch path set as the base criterion, the m ideal switch path on-state intervals are 
shifted by angles, 8i (i = 2, 3, · · · , m - 1). If the ON interval middle of the switch 
path 81 is used as the reference, the first on-state starting instant of the ith switch 
path is delayed from -gt;;,,~~) to -{;t;;,,~~) + 8i, and its second on-state finishing point 








- /3i)[IA1 cos(8i + BA1) + IBl cos(8i + BBl) + Ic1 cos(8i + Bc1)] (6.34) 
cos({; - /3i)[IA1 cos(8i + BA1) + IBl cos(8i + BBl) + I01cos(8i+801)] 
=cos( ;2 - ,81)[IA1 cos(B Al)+ IBl cos(BBl) + 101 cos(Bc1)] (6.35) 
Equation 6.35 gives the on-state adjustments 8i (i = 2, 3, · · · , m -1) of the reinjection 
switch paths required to maintain capacitor voltage balance when the converter system 
output current is asymmetrical. 
As described in the previous section (equation 6.30) to maintain the firing sequence 
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the following restrictions apply to the adjustments: 
(6.36) 
It is clear that under asymmetrical output current operation the adjustments described 
by equations 6.34 and 6.35 can maintain the capacitor voltages balanced, not at every 
one sixth period but for the full cycle period of the source fundamental; therefore the 
capacitor voltages will fluctuate more than in the case of symmetrical operation. 
6.7 HARMONIC CURRENTS INFLUENCE 
As the output voltage of the reinjection converter is a high pulse waveform, the re-
sulting output current harmonic components will be very small. In practice however 
the source voltage may be distorted, and therefore the MLVR-VSC output current 
harmonic components are caused partly by the distorted source voltage. The fol-
lowing analysis is carried out under the condition that the converter system output 
current includes symmetrical harmonics caused by a distorted voltage source and the 
converter system output voltage. Under such conditions eAn = eBn = Ben = en, 
I An = IBn = Icn (n = 1, 2, 3, · · ·) and kyn = kt::.n = kn, Equations 6.27 and 6.28 then 
become 
kn~IAn[l-(-lrJ{[' n7r ) . (n+2 ) 
lei - Ici = - D sm(- + n8i + Bn + sm --7r + n8i + Bn 
7r n=l n 2 6 
+sin( n ; 
2 
7r - n8i - Bn)] [sin( nf3i) - sin( nf3i - n
6
7r)] 
. n7r . n7r ,, n + 2 . n + 2 } 
- sm( 6 )[sm( 2 + Bn) + sm(-
6
-7r + Bn) + sm(-
6
-7r - Bn)] - Is1 
kn~IAn[l-(-lrJ . n7r . n+2 
Is1 = - D {[sm( 2 + n81 + Bn) + sm(-
6
-7r + n81 + Bn) 
7r n=l n 
+sin( n; 
2 
7r - n81 - Bn)] [sin nf31 - sin(nf31 - n; )] 
. n7r . n7r . n + 2 . n + 2 
- sm(5 )[sm( 2 + Bn) + sm(-
6
-7r + Bn) + sm(-
6
-7r - Bn)]} 
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Under the above conditions, the de current differences of the reinjection switch paths 
are given by 





7r n=l n 6 
[ ~ ~] x cos(nJi + Bn) cos(nf3i -12) - cos(nJ1 + Bn) cos(nf31 - 12) (6.37) 
Because the factor [1- ( -1 rJ is equal to zero when n = 2k ( k = 1, 2, · · · ) and the factor 
(sin(n27r)+2sin((n~2)7r)) is equal to zero when n = 3(2k-1) or n = 6k-l (k = 1, 2, · · ·) 
only harmonic of orders 6k + 1, (k = 1, 2, · · ·) influence the capacitor current de 
component difference, which is given by 
I·-I _l2kn~(-l)kJA(6k+l). ((6k+l)7r){ 
Cl cl - ~ 6k 1 Slll 12 
7r k=l + 
(6k + l)7r 
cos[(6k + l)Ji + (}(Bk+l)] x cos[(6k + l)f3i -
12 
] 
(6k + l)7r } 
- cos[(6k + l)J1 + (}(6k+l)l cos[(6k + 1)(31 -
12 
] (6.38) 
With an ideal sinusoidal source voltage, the converter output current harmonics are 
caused only by the converter output voltage harmonics. Therefore the output current 
only contains the harmonics of orders 12k ± 1 (k = 1, 2, · · · ), and the harmonic com-
ponent phase angles are all goo, i.e. B12k±l = goo (k = 1, 2, · · · ); thus the capacitor 
current de component differences become 
I. -I _ l2kn ~ IA(l2k+l) . (!!._){ 
Cl cl - 7r ~ 12k + 1 Slll 12 
k=l 
7r 
cos[(12k + l)Ji + B(i2k+l)l x cos[(12k + l)f3i - 12
] 
- cos[(12k + l)J1 + B(12k+l)] cos[(12k + 1)(31 - ~)]} (6.3g) 
l2kn ~ IA(l2k+l) . 7r { , 7r =-----;-~ 12k + 1 sm 12 - sm[(12k + l)Ji] x cos[(12k + l)f3i - 12 ] 
+ sin[(12k + l)J1] cos[(12k + 1)(31 - ~)]} (6.40) 
Equation 6.40 indicates that the current harmonics caused by the converter output 
voltage harmonics do not influence the capacitor voltage balance, because Ici - Icl = 0, 
if Ji = 0 ( i = 1, 2, · · · m). Thus there is no need for adjustments to cancel the effects 
caused by the converter voltage harmonics. 
Therefore only the current harmonics caused by the distorted source voltage will influ-
ence capacitor voltage balance; equation 6.38 indicates that capacitor voltage balance 
can be achieved by appropriate on-state interval adjustments. For example, with refer-
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ence to a current harmonic of order 7 (for k = 1) caused by a source voltage harmonic 
of order 7, when the adjustments<\ (i = 2, 3, · · · , m - 1) satisfy the equation 
cos(76i + 81) x sin({; - 7f3i) = cos(B1) cos(r2 - f31) 
the effects of the 7th harmonic on capacitor voltage balance is eliminated. 
6.8 TURNS RATIO ERROR INFLUENCE 
Although the nominal turns ratios of the two interface transformers are (kyn : 1) and 
(kt::.n : v'3), in practice there are always small differences as the turns ratios can only 
be rational numbers. Let us consider the case where kyn =kn+ ke, and kt::.n =kn -ke, 
where kn = (kyn + kt::.n)/2, and ke is the error from the theoretical required value. 
In practice the two interface transformer turns ratios are arranged as close to the 
theoretical value as possible to prevent unequal voltage and current rating for the two 
bridge valves and the interface transformer windings. Thus Ike/kn I is reasonably small. 
To simplify the analysis the converter output current fundamental components are 
assumed symmetrical (i.e. IA1 = IBl = lei, BA1 = BBl = Bc1 = B), and their 
harmonics are ignored (i.e. IAn = IBn =Ian = 0 for n = 2, 3, · · · ). The 30° delay 
firing relationship between the Y / 6. and Y /Y connection bridges is now adjusted to 
30°+6e to make the two main bridge de output currents equal (IYdc = kynIA1 cos(B+6e) 
and hdc = kt::.nIA1 cos( B) being the de components of Y /Y and Y / 6. bridge de output 
currents respectively) . 
Under these conditions with the time reference set by equation 6.1, the Y /Y and Y/ 6. 
connected bridge de side currents iy de and it::.dc are given by 
. { kynlA1 cos( wt+ B + i) 
'lYdc = 
kynIA1 cos( wt+ B - i) 
it::.dc = kt::.nIA1 cos( wt+ B) 
Then the reinjection current ij = it::.dc - iYdc is given by 
. ( ) { IA1[kt::.n cos(wt + e) - kyn cos( wt+ e + i)l 
'lj wt = 
IA1[kt::.n cos(wt + B) - kyn cos(wt + B - i)J 
-i <wt< Oe 
Oe <wt< i 
-i <wt< i 
-i <wt< Oe 
Oe <wt<~ 
(6.41) 
Based on equation 6.24, the de component differences of the (m -1) capacitor currents 
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are given by 
(6.42) 
Equation 6 .42 reveals that 
1. the main bridge firing adjustment ( 6e) does not influence the de capacitor voltage 
balance; 
2. by adjusting the reinjection switch path on-state intervals, the capacitor voltage 
can be regulated; 
3. to ensure that the voltage across the highest capacitor is equal to the voltage 
across the lowest capacitor, in steady state, the balance condition, Jc(m-l) -Icl = 
O, must be satisfied, i.e. 
k~n[cos(e + 6(m-1)) sin(.B(m-1)) - cos(e + 61) sin(,81)] 
= kyn[cos(e + 61) sin(.B(m-1)) - cos(e + 6(m-1)) sin(,81)] or 
~~ [sin(.B(m-l)) - sin(,81)][cos(B + 6(m-1)) + cos(e + 61)] 
= [sin(.B(m-l)) + sin(,81)][cos(B + 6(m-l)) - cos(B + 61)] 
because l61I < ,81, l6(m-1)I < ,81 (,81 = 12(~-l)) and .8(m-1) = (2m - 3),81, the 
turns ratio differences from the theoretical requirement must be limited within 
the range 
lk /k I [sin,6(m-1)+sin,61]sin1Jsin,61 e n < [sin,6(m-l)-sin,61]cos1Jcos,61 
for the capacitor voltage balance control to be effective. 
For turns ratios deviating from the theoretical requirement, the on-state interval ad-
justments for the reinjection switch paths 81 and Sm are different (i.e. 61 =/= 6m-l). To 
provide sufficient zero voltage duration for the main bridge valves to ensure switching 
in the period, the adjustments, 61 and 6m-1 ought to have the relation 61 = -6m-l· 
6.9 WAVEFORM DISTORTION BY CAPACITOR VOLTAGE BALANCING 
The reinjection switch path on-state interval adjustments used to balance the capac-
itor voltages change the voltage waveforms across the two main bridges and thus the 
6.9 WAVEFORM DISTORTION BY CAPACITOR VOLTAGE BALANCING 195 













































-180° -120° -60° oo 60° 120° 180° 
Power Angle 8 














CHAPTER 6 MLVR-VSC CAPACITOR VOLTAGE BALANCING 
MLVR-VSC Voltage Waveforms (m=8) ( 8 = 30°) 
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Output Voltage Spectrum of MLVR-VSC (m=8) THD=2.93% 
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Figure 6. 7 Voltage Waveforms under capacitor voltage balance control 
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output voltage waveform. In this chapter the effect of the switch path on-state adjust-
ments is made with reference to the operating condition, represented by e ( the phase 
displacement between the converter system output current and voltage fundamentals). 
Equations 6.27, 6.28 and 6.32 describe the relationship between the adjustments and 
the phase placement e under steady state operation conditions. 
For an eight-level MLVR-VSC example, the adjustments, Ji (i = 2, 3, · · · , 7), derived 
from equations 6.27 and 6.28, are shown in Figure 6.6. In the regions -150° < e < -30° 
and 30° < e < 150°' the adjustments are small, but in the regions -165° < e < -150°' 
-30° < e < -15°' 15° < e < 30° and 150° < e < 165°' the adjustments increase 
sharply except for <57. Outside the region 8.5° < JBI < 171.4° the capacitor voltage 
balance will be lost for the eight-level MLVR-VSC. 
Figure 6.7 shows the voltage waveforms of the eight-level MLVR-VSC fore= 30°. The 
total harmonic distortion is calculated from the adjusted waveform as THD = 2.93%. 
Finally Figure 6.8 shows the total harmonic distortion of the eight-level MLVR-VSC 
output voltage versus the possible range of power angles e. 
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Figure 6.8 Voltage THD Variation Versus Power Angle 
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6.10 CONCLUSIONS 
This chapter has analyzed the capacitor voltage balance conditions for the MLVR-VSC. 
The main conclusions are: 
1. The MLVR-VSC can be used to control real and reactive power; when the power 
angle e is not equal to ±90° the capacitor voltage balance can be maintained by 
adjustments of the reinjection path on-state intervals. 
2. The waveform distortion caused by the adjustments is insignificant if the power 
angle e is within the regions of -150° < e < -30° and 30° < e < 150°. 
3. The MLVR-VSC can operate properly and maintain capacitor voltage balance in 
the power angle range of (1l; + 1(;-l) > IBI > {2 - 4(;_1)); but can not operate 
in the regions of -15° < e < 15°' 165° < e < 180° and -180° < e < -165° for a 
long period with balanced capacitor voltage. 
4. The current harmonic components caused by the converter voltage harmonics 
have no effect on the capacitor voltage balance. 
5. The source voltage asymmetry and harmonic distortion influence the capacitor 
voltage balance, but can also be removed by adjustments of the reinjection path 
on-state intervals. 
Chapter 7 
ESEDS-VSC AND MLVR-VSC SIMULATION STUDIES 
7.1 INTRODUCTION 
FACTS devices based on the self-commutated VSC are becoming more attractive than 
conventional FACTS controllers for their high performance, lower energy consumption, 
flexible active power transfer and reactive power generation control ability. 
The Static Compensator (STATCOM) is a good example of self-commutated VSC 
application for reactive power injection control. Compared to the Static VAr Com-
pensator (SVC), the STATCOM responds more rapidly to change system operation 
conditions and offers a superior voltage performance, while acts as a reactive power 
generator. The MLVR-VSC is particularly suitable for high power STATCOM appli-
cations because it offers a practically undistorted waveform, lower power losses and 
reliable operating conditions. 
Another interesting application of the self-commutated VSC is the Back-To-Back Volt-
age Source Converter Link (BTBVSCL) for the asynchronous interconnection of two 
separate systems. The BTBVSCL is more reliable than the back-to-back HVdc link 
formed by the conventional line-commutated thyristor converters, because it is not sub-
jected to commutation failures during system voltage disturbances. Another advantage 
of the BTBVSCL compared to the conventional HV de back-to-back link is that as well 
as transferring the active power it can generate reactive power at both sides of the link, 
i.e. functions as a STATCOM as well. 
The purpose of this chapter is to verify and investigate the use of the MLVR-VSC 
and ESEDS-VSC configurations for STATCOM and BTBVSCL applications respec-
tively. The verification demonstrates their ability to suppress the voltage and current 
harmonics, their dynamic control performance, active and reactive power flow control 
flexibility. 
200 CHAPTER 7 ESEDS-VSC AND MLVR-VSC SIMULATION STUDIES 
sl'>.3 
Figure 7.1 Test_ MLVR-VSC for STATCOM Application 
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7.2 THE MLVR-VSC OPERATED AS A STATCOM 
7.2.1 MLVR-VSC control model 
The test MLVR-VSC STATCOM is shown in Figure 7.1. A variable resistor and a de 
source are placed in parallel with de capacitors at the de side to represent the losses in 
the MLVR-VSC and to simulate the capability to transfer active power between de and 
ac systems, although this is not required by the conventional STATCOM application. 
The basic operation of the MLMVR-VSC STATCOM can be explained by the model 
shown in Figure 7.2. Due to the fundamental frequency switching the MLVR-VSC 
does not have independent amplitude and phase angle control, unlike PWM switching 
converters which do. There are only two control parameters in the MLVR-VSC case, 
Figure 7.2 The reinjection VSC System Model 
i.e. Ude, the de side capacitor bank voltage and ¢, the phase angle differences between 
the converter output voltages and the source voltage. For STATCOM application the 
generated reactive power and the de side voltage can be thought of as the variables to be 
controlled; however, a more directly relevant selection of variables is the reactive current 
component and the de side voltage. The de side voltage is controlled by changing ¢, 
which controls the active power transfer to charge or discharge the de side capacitors. 
The de capacitor voltage Ude then determines the amplitude of the MLVR-VSC ac 
output voltage. With reference to Figure 7.2, the following equations can be written: 
P 3\1sVA1 . ,i, = Sln'f' 
Xs1 
I VA1 . ,!, Re= X Slll'f' 
sl 
Based on the equations above the control block diagrams of the MLVR-VSC are drawn 
in Figure 7.3; diagram (a) is used for the control of the active (P) and reactive (Q) 
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(b). real and imaginary component currents control diagram 
Figure 7.3 MLVR-VSC control block diagrams 
7.2.2 MLVR-VSC STATCOM control system 
The structure of the control system used for STATCOM operation is shown in Fig-
ure 7.4. The reactive power required by the ac system is set as the main reference 
order of the closed-loop control of an eight-level MLVR-VSC test system. The reac-
tive power order is then converted to the imaginary current order Ijm as the direct 
reference order of the closed loop system to ensure that the MLVR-VSC is under the 
direct current control. By measuring the ac source 3-phase voltages and currents and 
performing a real and imaginary transformation, the actual imaginary current signal 
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hm is detected. The MLVR-VSC firing logic is synchronized with the ac power system 
to generate the required voltage waveforms. The current error (Ijm - hm) is sent to a 
PI controller to generate the required phase angle order for the MLVR-VSC to control 
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Figure 7.4 MLVR-VSC closed loop control structure 
7.2.3 MLVR-VSC Simulations 
A. MLVR-VSC Waveform Verification 
ToVSC 
GTOs 
The MLVR-VSC theoretical waveforms are verified by EMTDC simulation. The simu-
lated waveforms, shown in Figure 7.5, correspond to an MLVR-VSC rated at lOOMVA 
(i.e. two 50MVA converter bridges) and lOOkV rated voltage, the nominal leakage 
reactance of the interface transformer is 10%. To test the capacitive operation under 
nearly ideal conditions the de source is set to zero voltage (Ede = 0) and the de side 
variable load resistor to a very large value (RL > lOkD). 
The waveforms in Figure 7.5 are: 
• (a) Uj/Ude the normalized reinjection voltage, also the voltage across the bridge 
connected to the Y /Y interface transformer. 
• (b) Ij the reinjection current from the output terminal of the reinjection circuit 
to the neutral common point of the two series connected main bridges. 
• (c) VA/Ude the normalized ac output voltage of the 8-level MLVR-VSC. 
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8-Level MLVR VSC Waveforms Based on the Simulation Results 
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Figure 7.5 MLVR-VSC simulated Waveforms of Capacitive Operation 
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• (e) IA the ac output current of the 8-level MLVR-VSC. 
• (f) I An/ IA1 the output current spectrum of the 8-level MLVR-VSC. 
These waveforms are almost the same as the previously derived theoretical waveforms. 
The simulated output voltage THD is 2.443, while the theoretical value was 2.453. 
Comparing the simulated IA [Figure 7.5(e)] with the theoretical output current IA [Fig-
ure 5.6(a)] practically there is no difference in their shape although the simulated am-
plitude is lower. The total harmonic distortions are 1.033 and 1.453 for the theoretical 
and simulated output currents respectively; this difference is caused by the amplitude 
difference (the higher ac output current has lower THD from Equation 5.32). 
8. Dynamic Performance 
The MLVR-VSC requires smaller size of de capacitors compared with conventional 
multi-level diode clamped VSC because the de capacitor current frequency of the 
MLVR-VSC is six times the ac power source fundamental frequency, while the fre-
quency is 3 times for the conventional multi-level diode clamped VSC. The smaller size 
of capacitors implies that faster dynamic response can be expected for the proposed 
MLVR-VSC. The dynamic performances of the 8-level MLVR-VSC as a STATCOM is 
investigated by EMTDC simulation. 
The simulation for STATCOM operation is performed under the following conditions: 
rated apparent power (Ss) lOOMVA, rated line voltage lOOkV (the nominal base of 
the phase voltage is VsR = 10'3V), the nominal leakage impedance of the interface 
transformer ks = 
3
Vks/Ss = 103. To test inductive and capacitive operation with 
about lMW losses the de source is set to zero (Eac = 0) and the de side load resistor 
to RL ~ l.5k0. 
The following normalized waveforms are shown in Figure 7.6: 
• (a) Q, Qrer generated reactive power and reactive power order 
(capacitive being set to positive and inductive to negative) 
• (b) Vi· · · %, Uac: capacitor voltages and the total de side voltage 
• (c) VA IA: ac output voltage and current of the 8-level MLVR-VSC 
• ( d) Vi · · · %, Uac: capacitors and total de voltages in reduced time scale 
• (e) VA IA Qrer ac output voltage and current in reduced time scale 
( Qref is added to indicate the order change instant) 
The normalized bases for the waveforms in Figure 7.6 are 
• QsR = Ss = 1001\!IV A for Q and Qref 
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MLVR-VSC STATCOM Operation Waveforms 
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Figure 7.6 MLVR-VSC Dynamic Responses Under Step Reactive Orders 
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• VsR = 10/f2 kV 
• IsR = ../2Ss 
3VsR 
U _ 3.,/2TT • dcSR - -2-VSR for Vi · · · %, Ude 
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The waveforms in Figure 7.6 show the steady and dynamic state performances of the 
8-level MLVR-VSC functioning as STATCOM under closed loop control. In a period 
of 0.6 seconds the reactive power order is changed three times in full step increasing 
and decreasing. By choosing appropriate P and I parameters for the PI controller, the 
8-level MLVR-VSC under closed loop control responds to these orders very well and 
generates the required reactive power without steady-state error. 
Referring to Figure 7.6(a), the following dynamic performance is observed. 
1. the reactive power order Qref changes from 0 to lpu after 0.025 seconds, and 
the generated reactive power Q reaches the required value at 0.075 seconds; the 
dynamic process is completed at 0.125 seconds with a maximum over shoot of 
about 15%. 
2. the reactive power order Qref changes from lpu to -lpu at 0.21 seconds, and 
the generated reactive power Q reaches the required value at 0.26 seconds; the 
dynamic process is completed at 0.33 seconds with a maximum over shoot of less 
than 18%. 
3. the reactive power order Qref changes from -lpu to lpu at 0.41 seconds, and 
the generated reactive power Q reaches the required value at 0.46 seconds; the 
dynamic process is completed at 0.53 seconds with a maximum over shoot of less 
than 18%. 
The waveforms in Figures 7. 6 (b) and ( d) demonstrate that the capacitor voltage bal-
ance is maintained under steady and dynamic state operating conditions. The wave-
forms in Figure 7.6(b) are for a 0.6 second period, while those in Figure 7.6( d) cor-
respond to a period from 0.4 second to 0.5 second to show in greater detail that the 
capacitor voltages increase equally. 
The waveforms in Figures 7. 6 ( c) and ( e) demonstrate the ac output voltage and current 
waveforms in the dynamic and steady state regions. The waveforms in Figure 7.6( c) 
are for a 0.6 second period, while those in Figure 7.6(e) correspond to a period from 0.4 
second to 0.5 second and demonstrate the dynamic response process in greater detail. 
The waveforms in Figure 7.6(e) show that the output voltage and current responses to 
the reactive power order are smooth, and that the MLVR-VSC can change its operating 
state from full scale inductive operation to full scale capacitive operation in 2 cycles 
approximately. Figure 7.6(e) also shows that the harmonic distortions of the output 
voltage and current waveforms are very low. 
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The simulation results verifies that the 8-level MLVR-VSC under closed loop control 
has fast dynamic performance and no steady-state error, with negligible harmonic dis-
tortion, and is thus suited to high power STATCOM application. 
C. STATCOM Operation with Resistive Load 
As described in chapter 6, the MLVR-VSC can operate properly for a range of power 
angle (1f; + 4(:-l) > IBI > {; - 4(;_1)), and that implies that a MLVR-VSC func-
tioning as STATCOM can also supply de power to a load on the de side, that may be 
required. For STATCOM application the de output voltage of the MLVR-VSC varies 
from 0.9pu to l.lpu (for a nominal leakage reactance of 103); it can therefore be used 
as a source of de power for a load that does not require very stable de voltage. 
When the MLVR-VSC for STATCOM application also supplies de power to a load, the 
capacitor voltage balancing control must continue to function very well to preserve the 
waveform quality of the MLVR-VSC. The EMTDC simulation results show that the 
capacitor voltage balancing control loops working well, the capacitor voltages being 
kept balanced with and without the de load. 
There are 6 loops for the test MLVR-VSC, all of them with the structure shown in 
Figure 7.7. The bottom capacitor voltage (Vi) is set as the reference, and all the others 
are controlled to be equal to V1. The polarity of the measured reactive power Qm is 
used to ensure that control action is taken in the right direction. The on-state interval 
adjustment 6i for the ith path is limited within the range required to keep the firing 





Figure 7. 7 Capacitor Voltage Balance Control Loop 
The simulation of STATCOM operation with a resistive de load is performed under the 
same settings, except now RL Pd 3000. The simulation results shown in Figure 7.8 are 
arranged in the same order as those in Figure 7.6. 
The active power Pis added to Figure 7.8 (a) to show that the exchange of active power 
between the MLVR-VSC and the power system varies with the de voltage Ude· The 
waveforms in Figure 7.8 show that the MLVR-VSC can generate the required reactive 
power and transfer power to a load at de side. When the operating power angle deviates 
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from ±90°, i.e. the power is neither pure inductive nor pure capacitive, the MLVR-VSC 
can operate properly and the capacitor voltage can be kept in balanced condition. 
D. Operation under Asymmetrical Source 
In practice the power system voltage will always contain some asymmetry and thus 
the behaviour of the MLVR-VSC operating under asymmetrical conditions needs to be 
investigated. The purpose of the simulation is to verify whether the MLVR-VSC can 
operate normally, and the basic function of a STATCOM maintained, under the simple 
control strategy. 
Under this control strategy the MLVR-VSC firing system keeps the MLVR-VSC output 
voltage symmetrical, i.e. setting <PA= <PB= </Jc, and the three phase currents injected 
into the power system from the converter are very sensitive to the the source voltage 
asymmetry. 
Independent control of the individual phase displacements can provide more control 
flexibility; however, the amplitudes of the converter output voltage fundamental of 
the individual phases are fixed by the de voltage, and it is thus impossible to achieve 
symmetrical converter output currents when the source voltage amplitudes are different. 
In practice the source voltage asymmetry is caused by imbalanced load currents and, 
therefore, even if the STATCOM supplied symmetrical current that would not improve 
the situation. It is difficult to make a decision on what kind of asymmetrical currents 
should be injected to the power system because this will depei1d on the operation 
conditions of the converter functioning as STATCOM and the compensation strategies. 
The simulations for the MLVR-VSC controlled by the simple firing strategy are per-
formed under the following asymmetrical source voltage conditions 
1. A 5% voltage drop in one phase; 
2. A 5% voltage drop in one phase and a 5% increase in another phase; 
3. A 10% voltage drop in one phase; 
4. A 10% voltage drop in one phase and a 10% increase in another phase; 
The simulations are performed with negligible source impedance (i.e. less than 0.1%) 
and significant (about 5%) rated converter system impedance respectively and the 
results are shown in Figures 7.9 to 7.12 for case 1 to 4 respectively. 
The waveforms shown in Figures 7.9 to 7.12 are 
(a) Q, Qref the reactive power order and the measured reactive power; 
(b) Vi · · · 116, Uac the de capacitor voltages 
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( c) V m the source three phase voltage amplitudes 
to indicate asymmetrical level and period. 
(d) IA, IE, Ic the converter system output currents of three phases 
( e) VA, VsA the converter output and source voltages of phase "A" 
(f) IA, IE, Ic the converter system output currents of three phases 
(g) VA, VsA the converter output and source voltages of phase "A" 
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These simulated waveforms show that the MLVR-VSC can operate normally under 
asymmetrical source conditions; however the de voltage Ude contains a higher amplitude 
ripple of lower frequency; thus to maintain the ripple amplitude within the required 
margin for large asymmetry levels larger size of capacitors are required. 
The time interval for the waveforms in (a) (b) (c) of Figures 7.9 to 7.12 is 1.6 seconds. 
In this interval the asymmetrical source voltages are set up as follows: first the source 
voltage of phase 'A' is dropped by 53 or 103 for about 0.6 seconds; then the source 
voltages of phases 'A' and 'B' are dropped and increased by 53 or 103 respectively for 
another interval of 0.6 seconds. These waveforms show that the MLVR-VSC can gener-
ate the required reactive power according to order under symmetrical and asymmetrical 
source voltages. 
The waveforms in ( d) ( e) ( f) (g) of Figures 7. 9 to 7.12 are arranged in two groups ( d-e 
and f-g group) each group is for a period lasting 0.4 seconds. Theses results illustrate 
in detail the three phase currents and voltages across the terminals on both sides of 
the interface transformer leakage reactance. 
For inductive operation the waveforms provide the following information: 
1. the amplitude of the symmetrical converter output voltage is closer to the ampli-
tude of the lowest phase voltage (i.e. phase" A" for the performed simulations); 
2. the lowest phase output current is produced by the lowest phase voltage of the 
asymmetrical source and the highest phase output current is produced by the 
highest phase voltage of the asymmetrical source; 
3. with negligible source impedance and 103 nominal leakage reactance, in phase 
"A" with the voltage dropping by 53, the other two phase output currents will 
be 1.5 times IA; 
4. as well as asymmetrical output currents the asymmetrical source voltage causes 
extra harmonic current distortion, the phase with the lowest output current being 
the most distorted; 
5. with higher source impedance the asymmetrical level of the converter output 
currents and the harmonic distortion of the phase with the lowest output current 
are reduced. 
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Figure 7.9 Asymmetrical Source Operation of MLVR-VSC (1) 
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1.1 1.14 
1 .1 1.14 
214 CHAPTER 7 ESEDS-VSC AND MLVR-VSC SIMULATION STUDIES 
S' s 
~ a o 
a 












0.4 0.6 0.8 1.2 1.4 1.6 
~~O'--~~--'-~~---'~~~~~~-'-~~~-'--~~-'-~~---'~~---' 
;e: o 0.2 0.4 0.6 0.8 









Vmc / \ 
~0.9r- \~-----~lvmA \~-----~1 








I I I I I I I 
0.2 0.4 0.6 0.8 1.2 1.4 
0.24 0.28 0.32 0.36 0.4 0.44 0.48 0.52 0.56 
0.24 0.28 0.32 0.36 0.4 0.44 0.48 0.52 0.56 
0.94 0.98 1.02 1.06 1.1 1 .14 1 .18 1 .22 1 .26 
0.94 0.98 1.02 1.06 1.1 1 .14 1 .18 1 .22 1 .26 
time (second) 







7.2 THE MLVR-VSC OPERATED AS A STATCOM 











~ 1 ~""""'""""" 








e a 0.2 a.4 a.6 a.8 1.2 1.4 1.6 
I I 
VmB 
~1.1 Vmc / \ 










I I I I I I I 
0.2 0.4 0.6 0.8 1.2 1.4 
0.14 0.18 0.22 0.26 0.3 0.34 0.38 0.42 0.46 
0.14 0.18 0.22 0.26 0.3 0.34 0.38 0.42 0.46 
0.84 0.88 0.92 0.96 1 1.04 1.08 1.12 1.16 
0.84 0.88 0.92 0.96 1.04 1 .08 1.12 1.16 
time (second) 







216 CHAPTER 7 ESEDS-VSC AND MLVR-VSC SIMULATION STUDIES 
For capacitive operation the waveforms provide the following information: 
1. the amplitude of the symmetrical converter output voltage is closer to the ampli-
tude of the highest phase voltage (phase "B" for the performed simulations); 
2. the highest phase output current is produced by the lowest phase voltage of the 
asymmetrical source and the lowest phase output current is produced by the 
highest phase voltage of the asymmetrical source; 
3. with negligible source impedance and 10% nominal leakage reactance if the volt-
age of phase "A" drops by 5%, the amplitudes of the other two phase output 
currents will be 1.5 times IA; 
4. as well as asymmetrical output currents, the asymmetrical source voltage causes 
harmonic current distortion, the phase with the lowest output current being the 
most distorted; 
5. with higher source impedance the asymmetrical level of the converter output 
currents and the harmonic distortion of the phase with the lowest output current 
are reduced. 
When the voltage source is asymmetrical the MLVR-VSC under the simple symmetrical 
firing control still provides the required compensation action by injecting more capac-
itive current to the phase with the lowest voltage or absorbing less inductive current 
from the phase with the lowest voltage. 
7.3 BACK-TO-BACK DUAL ESEDS-VSC LINK 
The ESEDS-VSC configuration (introduced in chapter 3) is used here as a basis for a 
Back-To-Back VSC Link (BTBVSCL). In order to reduce the switching losses, as de-
scribed in chapter 3, the main bridges operate under fundamental frequency switching, 
while the reinjection bridges operate at six times the fundamental frequencies. A com-
mon de capacitor links the two reinjection VSCs. A simplified model of the BTB link is 
shown in Figure 7.13, each reinjection VSC in the figure representing an ESEDS-VSC 
(shown in Figure 3.1). This test system is used to investigate active power transfer 
control and reactive power generation control. 
7.3.1 The control model of the BTBVSCL 
The high-level control of the BTBVSCL has to be developed taking into account the 
fundamental switching restriction that prevents independent amplitude and phase an-
gle control. In the BTBVSCL there are only two input control parameters for the dual 
converters, i.e. the phase angle differences between the converter output voltages and 
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their respective source voltages. For active power transfer and reactive power genera-
tion control, the transferred active power, the generated reactive power and the de side 
voltage can be thought as the output parameters; however a more relevant parameter 
selection is the active and reactive current components and the de side voltage. 
The dynamic model of the dual converter system is developed with reference to the 
model shown in Figure 7.13. Under the assumption of balanced operation, the inter-
face transformers are modelled by their fundamental leakage reactances Xsi and Xs2· 
Through these two reactors the dual converter system is connected to two infinite power 
systems, which are modelled by ideal voltage sources with RMS voltage Vsi, (at 50Hz) 
and Vs2 (at 60Hz). The ac output voltages are specified by the symbols VAi and VA2 
(RMS), and </Ji, ¢2 for the phase angle differences between the power system voltages 
and the converter system output voltages respectively. The ac output currents are 
specified by their real and imaginary components (I Rei, Irmi) and (IRe2, Irm2). The de 





















Figure 7.13 BTBVSCL System Model 
Based on the model in Figure 7.13 the following formulas can be written: 
I Rei = xVAi sin( </Ji) 
sl 
Idcl = [Pi - PLi]/Ude 
Qi = 3Vs1 VA1 cos( </Ji) _ 3Vs21 
Xsl Xsl 
Ir i = VA1 cos(¢i) - Vs1 







where Pi and P2 are the real powers transferred from the 50Hz and the 60Hz power 
systems to the converters, PLi and PL2 are the losses in the two converters, and Qi 
and Q2 are the reactive powers generated by the two converters respectively. 
Based on the equations above and the relations of VAi = kvi Ude and VA2 = kv2Ude 
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(which are obtained directly from Equation 3.11), Figure 7.14 shows the block diagram 





Figure 7.14 BTBVSC Link Block Diagram for Control of active and reactive power 
Using the expressions 
and 
Inc1 =Pi/Ude= [(kvi/ Xs1) sin(¢1)] · (3Vs1), 
Inc2 = P2/Udc = [(kv2/Xs2)sin(¢2)] · (3Vs12) 
the block diagram in Figure 7.14 can be simplified as shown in Figure 7.15, which 
applies more directly to the control of the active and reactive current components. 
7.3.2 Operation Region of the BTBVSCL 
As already indicated, the choice of fundamental frequency switching reduces control 
flexibility in that there is no independent amplitude and frequency control (like in 
PWM switching converters). 
In the model of Figure 7.13, the topological structures of the two reinjection converter 
are the same, and therefore their ac output voltage amplitudes ought to be equal, i.e. 
VA1 = kv1Udc = VA2 = kv2Udc =VA. To deliver the same real power in either direction 
and generate the same reactive power, the rated source voltages and converter output ac 
currents ought to be equal, and also the leakage reactarice of the two converter interface 
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Figure 7.15 BTBVSC Link Block Diagram for Control of real and imaginary current 
transformers should be approximately the same, i.e. V'sRated 
lARated = lAlRated = IA2Rated and Xs1 ~ Xs2· 
V's1Rated 
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Safe operation requires that the converter output currents must be equal or less than 
their rated values, and therefore the voltages across the two reactors are Vx1 = IA1Xs1 ::::; 
IARatedXs1, and Vx2 = IA2Xs2 ::::; IARatedXs2· This requirement in terms of the phasor 
diagram in Figure 7.16 means that the phasor Vx1 must be located in a circle centered 
at the end of phasor V 8 1 with a radius of IARatedXsl· Also phasor Vx2 must be located 
in a circle centered at the end of phasor VA with a radius of lARatedXs2· Because with 
the adjustment of de side voltage the end of phasor VA can be anywhere in the circle 
centered at the end of phasor Vs1 with a radius of IARatedXs1, the possible location for 
the end of phasor Vs2 is in the circle centered at the end of phasor Vs1 with a radius of 
IARatea(Xs1 + Xs2). These safe operating margins are shown in diagram (a) of Figure 
7.16. 
The phase angle differences, ¢1 and ¢2, between the source voltages and the converter 
output voltages VA1, are the most important and controllable parameters of the dual 
converter system. For the steady-state operation, based on the safe current operation 
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a. Safe operation Margin 
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b. Steady State Operation Relationship Between Two Converters 
Figure 7.16 Phaser Diagram of The Dual VSC System 
limits, the maximum absolute values of </>1 and ¢2 can be derived directly from the 
phasor diagram, i.e. 
[ sin !1>1 I] 
max 
VsRated Xsl 
Vs1 VsRated/ f ARated 
(7.7) VsRated v: Xkl sl 
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and 
[ · ["' l] JARatedXs2 V'sRated Xs2 sin '+'2 = = ----------
max Ys1 Ys2 V'sRated/ JARated 
V's Rated 
v. Xk2 s2 
Using the rated voltages, i.e. Ys1 = Ys2 = V'sRated, the equations above become 
[ sin 1¢1 I] = Xkl max 




These equations imply that the interface transformer nominal leakage reactance Xk 
governs the possible operating region. For example, if the 50Hz source operates at 
rated condition, i.e. Ys1 = V'sRated, the possible amplitude range of the converter 
output voltage, VA, is V'sRated(l - xk) S VA S V'sRated(l + Xk), and that of Ys2 is 
V'sRated(l - 2xk) S Ys2 S V'sRated(l + 2xk)· That means that under a 2xk percentage 
voltage depression the BTBVSCL system can operate safely, but the real power transfer 
and reactive power generation will be limited. 
If one side source has the rated voltage (Ys1 = V'sRated), the transferred active power 
P to the other side and the generated reactive power Q at the local side are those 
resulting from operating the VSC on this side with the corresponding active IRe and 
reactive Irm current components. The following analysis is based on a demand for IRe 
and Irm on the rated voltage system side. Because the efficiency of VSC is high, the 
losses in the dual converter system are neglected. Thus the active power transferred 
from the two power systems to the dual converter system must be zero under the steady 
condition. This restriction and the specified demand of IRe, hm can be expresses by 
the equations below. 
(7.9) 
These equations predict that if the operation condition of one side of the BTBVSC 
system (I Re, Irm) is fixed, the other side is also fixed. The operating conditions specified 
by ¢1, ¢2 and Ude are given as 
sin(r/>2) R::i _XXs2~s1 sin(¢1) 
sl Vs2 
(7.10) 
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v.1 I -v.2 Re 
(7.11) 
It is clear that when the two source voltages and the two interface transformer leakage 
reactances are equal, i.e. V.:.1 = V.:.2, Xs1 = Xs2, the dual converter system keeps the 
real power balance and can generate the same amount of reactive power on both sides. 
Equation 7.11 also reveals that when the dual converter system does not transfer real 
power (i.e. IRe2 = IRe = 0), the two converters can not operate as two STATCOMs 
independently because Irm2 = Irm + (V.:.1 - V.:.2) / Xs2· 
The phasor diagram in Figure 7.16 (b) shows the steady state operation restrictions 
under specified active and reactive current components (IRe, Irm) at one converter 
side. The circle centered at the end of phasor \i;.1 with radius of IARatedXs1 is the 
area of the end of phasor VA for safe operation; and the circle centered at the end 
of phasor VA with radius IARatedXs1 is the area of the end of phasor \i;.2. The circle 
centered at the end of phasor \i;.1 is divided by the line along the phasor \i;,1 into two 
half circles. The left half indicates a supply of real power from the V.:.1 side to the V.:,2 
side, and the right half a supply of real power from the V.:.2 side to the V.:,1 side. The 
circle centered at the end of phasor \i;.1 is divided by the horizonal line being vertical 
to phasor \i;.1 into two half circles. The upper and lower half regions indicate reactive 
power generation and absorbtion at the V.:.1 side respectively. Phasor \7A in Figure 
7.16 represents the two converter output voltages, because their amplitudes are the 
same and their phase angle differences from the two source voltages are independent. 
Figure 7.16 also shows that the amplitude of the two source voltages (V.:.1, V.:,2), the de 
side voltage Ude (the amplitude of VA is proportional to the de side voltage Ude), and 
the two controllable phase angles (¢1, </>2) determine the dual system operating state, 
and the leakage reactance of the interface transformers determines the possible safe 
operating region. An appropriate arrangement of the two interface transformer leakage 
reactances can ensure the safe operation under normal and to some degree under fault 
conditions. 
7.3.3 The Control Structure of The BTB-VSC Link 
The transfer of specified real power and the generation of the required reactive power 
is the main goal of the BTBVSC de link. Under normal operation conditions the real 
and imaginary components of the converter output currents directly determine the 
active and the reactive power, and thus can be used directly as the control variables. 
Moreover under abnormal conditions the direct current control can operate the system 
more safely as compared with the use of active and reactive power as control variables. 
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As shown in the previous subsection the real and imaginary output current components 
of one side converter are related to those of the other side, therefore the output current 
real component of the 50Hz side and the output current imaginary component of the 
60Hz side are set as the parameters to be controlled, while the imaginary component of 
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The simplified control structure of the dual converter system is shown in Figure 7.17. 
The dual converter system output currents are measured and transformed into real 
and imaginary current components. The monitored source voltages are then used as 
a reference for the real and imaginary current transformation. The multi-pulse ramp 
signals for the converter GTO firing logic are synchronized with the source voltages re-
spectively. The real power and reactive power reference P* and Q*, are divided by the 
source voltages to obtain the real and imaginary current commands. Proportional regu-
lators with saturation limitation ensure the input references of the direct current control 
system to be in the safe operation region under normal and depressed source voltage 
conditions. The two PI controllers generate the phase angle displacement commands 
depending on the real and imaginary current errors for the two converters respectively. 
7.3.4 Test System and Simulation Results 
The test system of Figure 7 .13 shows an asynchronous interconnection between two 
seperate systems, represented by two ideal three phase voltage sources with a purely 
reactive impedance in series; their rated voltages are lOOkV, and the operation frequen-
cies are 50Hz and 60Hz respectively. The BTB-VSC-Link under investigation is set to 
deliver lOOMW of real power in either direction, and additionally provide ±50 MVAr 
at each side under normal operation conditions; each interface transformer is rated for 
50MVA, lOOkV, and 10%(ks = 10%) of the nominal leakage reactance, and their turns 
ratio is kn. 
A. ESEDS-VSC Waveform Verification 
To verify the theoretical ESEDS-VSC waveforms the two ESEDS-VSCs in the BTB-
VSC-Link are controlled to generate 0.5pu reactive power. The full cycle waveforms on 
the 50Hz side obtained from EMTDC simulation, are shown in Figure 7.18; these are 
• (a) Uj the normalized reinjection voltage, the nominal base being the de voltage 
Ude· 
• (b) Ij the normalized reinjection current, the nominal base being 10,;n. 
• (c) VA the normalized ac output voltage of the ESEDS-VSC, the base being knUdc· 
• (d) VAn/VA1 the output voltage spectrum of the 50Hz ESEDS-VSC. 
• ( e) IA the normalized ac output current of the ESEDS-VSC, the base being 10,;n. 
• (f) IAn/IA1 the output current spectrum of the ESEDS-VSC. 
These waveforms are very much the same as the previously derived theoretical wave-
forms in chapter 3. The simulated output voltage THD is 5.13%, while the theoretical 
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ESEDS-VSC Voltage and Current Waveforms 
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Figure 7.18 Simulated Voltage and Current Waveforms of the ESEDS-VSC 
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value was 5.093. Comparing waveform IA [Figure 7.18(e)J with the theoretical output 
current waveform in Figure 3.6(a) there is practically no difference in their shapes but 
the simulated amplitude is somewhat lower. Comparing the spectrum of IA [Figure 
7.18(f)] with the theoretical output current spectrum in Figure 3.7(a) there is prac-
tically no difference in harmonic distribution but their respective THDs differ; these 
are 1.383 and 3.053 for the theoretical and simulated output currents respectively, 
the difference however is due to the lower amplitude output current in the simulation 
results. 
B. Active Power Response 
The effect of using the direct real and imaginary current control strategy depicted in 
Figure 7 .17 is investigated in this section. 
Figures 7.19 and 7.20 show the dynamic response under normal conditions to step 
changes in the real power interchange order and zero imaginary current order. Initially 
the system operates without real power interchange and zero imaginary current gener-
ation. After t = 50ms the real current control order is set to 1 pu that corresponds to 
100 MW real power transfer from the 50Hz system to the 60Hz system under the rated 
voltage condition. After t = 250ms the real current control order is reversed, and at 
t = 650ms the real current order is set to zero again . The plots in Figure 7.19 show 
the dynamic behavior of the real and imaginary power of the two systems (P50, Q50, 
P60, Q60) and two phase angle displacements between the sources and the converter 
output voltages (r/>so, r/>Bo) in the period of 0 < t < 800ms. The plots in Figure 7.20 
show the voltage and current waveforms, which are 
1. idcSO (the de output current of the 50Hz and 60Hz system side converters), 
2. Ude (the de voltage across the de capacitor), 
3. idc (the current through the de capacitor), 
4. IAso (the phase current of the 50Hz system), 
5. VAso (the phase output voltage of the 50Hz system side converter), 
6. IA6o (the phase current of the 60Hz system), 
7. VA6o (the phase output voltage of the 60Hz system side converter). 
To show the dynamic process more clearly the waveforms of (IAso, VAso) and (IA6o, 
VA6o) are plotted in greater detail for the interval 0.2 < t < 0.4. All the waveforms 
show that following the change of real current order it takes about 60ms for the system 
to reach new steady-state conditions. The plots of (IAso, VAso) and (IAGO, VABo) in 
Figure 7.20 (e) and (f), show clearly that after 2 to 3 cycles the dual converter system 
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Figure 7.19 Active and Reactive Power Responses to Real Current Order 
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Figure 7.20 Voltage and Current Responses to Real Current Order 
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Figure 7.21 Real and Reactive Power Responses to Imaginary Current Order 
230 CHAPTER 7 ESEDS-VSC AND MLVR-VSC SIMULATION STUDIES 


















,...:., -1 e 
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 
s s I 
~ a 
g 0 




I I I I :s 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 








I I I I I 

















:t::.. 0.2 0.24 0.28 0.32 0.36 0.4 
time (second) 
Figure 7.22 Voltage and Current Responses to Imaginary Current Order 
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BTB-VSC-Link Voltage and Current Waveforms Under P and Q Order 
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Figure 7.24 Voltage and Current Responses to IRe&Irm Current Orders 
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Figure 7.25 Real and Reactive Power Responses to IRe&hm Current Orders 
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output currents and voltages complete the power transferring reversal process without 
significant over voltage or over current. These also show that the harmonic distortion 
is well under control. 
C. Reactive Power Response 
Figures 7.21 and 7.22 are arranged as those in Figures 7.19 and 7.20, and show the 
dual converter system's dynamic process under zero real current order and ±0.5pu 
imaginary current order. 
Again these waveforms show that the dynamic response of the reactive power is of high 
performance, as there is practically no overshoot and the dynamic process only lasts 
for about 2-3 cycles. 
D. Active and Reactive Power Cross Influence 
Figures 7.23 and 7.24 show the dual converter system dynamic process under ±1 pu real 
current order, while the imaginary current order changes from 0 pu to 0.5 pu for lOOms, 
then to -0.5 pu for lOOms, to 0.5pu for another lOOms, and finally returning to Opu. 
These waveforms show that the reactive power order changes cause some disturbance 
on the active power, but not significantly; i.e. the voltage and current over shoot caused 
by the reactive changes are small. 
The plots in Figures 7.23, 7.24, 7.25, and 7.26 are arranged as those in Figures 7.19 
and 7.20 respectively. 
Figures 7.25 and 7.26 show the dual converter system dynamic process under the ±0.5 
pu imaginary current order while the real current order is changed from 0 pu to 1 pu 
for lOOms, then to -1 pu for lOOms, to 1 pu for another lOOms, and finally returning 
to Opu. These waveforms show that the active power order changes cause significant 
disturbance on the reactive power, but only for a short period; the voltage and current 
over shoot caused by the active change is significant, particularly the current overshoot 
that can reach 1.5 pu. 
7.4 SUMMARY OF THE SIMULATION STUDIES 
7.4.1 Operation of the MLVR-VSC as a STATCOM 
The MLVR-VSC for STATCOM application has been investigated by EMTDC simu-
lations, the main conclusions being: 
1. The MLVR-VSC can generate high pulse voltage waveforms with very low THD 
( < 2.5%) using the fundamental switching frequency for the main bridges and 12 
times that frequency for the reinjection switches. 
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2. The power switches in the main bridges can be connected in series without dy-
namic voltage balancing problems; the step by step increased and decreased out-
put voltage reduces the dV / dt rating; the zero voltage switching condition reduces 
the main bridge switching losses and the snubber requirement. These character-
istics makes the MLVR-VSC a suitable candidate for high power applications. 
3. Functioning as a STATCOM the MLVR-VSC can provide full scale controllability 
of the capacitive and inductive power. With a full scale reactive power change 
the dynamic process can be completed in 40-60ms, and is therefore suited for 
compensation requiring fast response. 
4. As well as generating reactive power, the MLVR-VSC can supply some de real 
power to a de load with a small fluctuation in the de voltage. With active 
power exchange the de capacitor voltage of the MLVR-VSC can be balanced 
by appropriate adjustment of the reinjection switch on-state interval. 
5. For asymmetrical source conditions, if the source voltage asymmetry is not very 
large, the MLVR-VSC can operate normally, and even inject more capacitive 
current to the lower voltage phase or absorb less inductive current from the lower 
voltage phase. 
6. Further study is needed to develop new control strategies to achieve symmetrical 
operation under asymmetrical source conditions. 
7.4.2 ESEDS-VSC for BTB-VSC-Link 
The asynchronous inte-connection of power systems through the dual Reinjection Volt-
age Source Converter has been investigated, and the main conclusions are: 
1. The Reinjection Voltage Source Converter can generate multi-level voltage wave-
forms with about 5 percent Total Harmonic Distortion under the fundamental 
switching frequency for the main bridges and six times the fundamental switch-
ing frequency for the reinjection bridge. With a suitable value of the leakage 
reactance of the interface transformers the harmonic current injection into the 
power system can be reduced to meet strict standards. 
2. Although independent amplitude control at both ends is not available, the dual 
converter system can operate under normal and to some degree fault conditions, 
to transfer active power bidirectionally between two separate system and to inject 
or absorb reactive power at both sides. However the reactive power injected into, 
or absorbed from, the two systems, can not be controlled independently. 
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3. Based on the proposed control structure and strategy, the dual converter sys-
tem can respond quickly to track the operating condition order with satisfactory 
dynamic and steady state characteristics. 

Chapter 8 
MLCR CURRENT SOURCE CONVERTER 
8.1 INTRODUCTION 
As described in chapter 2 the multi-level reinjection concept can be applied to current 
source conversion. The Multi-Level Current Reinjection (MLCR) Current Source Con-
verter (CSC) and MLVR-VSC can be viewed as dual topologies, i.e. current waveforms 
in MLCR-CSC are dual to the voltage waveforms in MLVR-VSC. In the MLCR-CSC 
the de current is assumed constant, while the de output currents of the two main 
bridges are variable, constituting multi-level current waveforms. 
The MLCR-CSC requires switching devices of different characteristics from those of 
the MLVR-VSC. The MLVR-VSC requires asymmetrical switching devices (with uni-
directional voltage blocking and bidirectional current passing capability), while the 
MLCR-CSC requires symmetrical switching devices (with bidirectional voltage block-
ing and unidirectional current passing capability). This requirement is based on the 
fact that the MLCR-CSC de current is unidirectional while its de voltage can reverse 
instantaneously due to the presence of the de side inductance. Thus the IGBT can 
not by itself be used in the MLCR-CSC; a diode connected in series with the IGBT 
can solve the problem, but the extra power losses makes it unsuitable for high power 
applications. The symmetrical types GTO and IGCT are the appropriate switching 
devices for the MLCR-CSC high power configurations due to relatively lower switching 
frequency of the MLCR-CSC. 
A comparison of the MLCR-CSC with the MLVR-VSC characteristics show the follow-
ing important features: 
1. The MLCR-CSC does not have high fault current, because the rise rate of fault 
current during external or internal faults is limited by the de reactor, and thus the 
fault current can be suppressed by the converter control action. In the MLVR-
VSC the capacitor charge or discharge current rises very rapidly during faults 
and thus the fault current can be high and then damage the switching devices. 
2. The interface transformer of a six-pulse converter MLVR-VSC requires a path for 
the triple fluxes generated by triple harmonic voltage components. Such is not 
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the case with a six-pulse MLCR-CSC, which generates harmonic currents of triple 
orders, but not harmonic voltages of triple orders. For the 12-pulse MLVR-VSC 
the interface transformers have to be separated and connected in series, while 
for 12-pulse MLCR-CSC the two bridges can be powered by a common interface 
transformer with a set of primary windings and two sets of isolated secondary 
windings, which are connected to the two main bridges respectively. This reduces 
the cost of the interface transformers. 
3. The MLCR-CSC does not generate high dV / dt output due to the provision of a 
zero current switching (ZCS) condition. 
4. The MLCR-CSC zero current switching feature simplifies its interface with the ac 
system, because there is no need for a large interfacing ac capacitor to absorb the 
inductive energy stored in the ac system during the commutation period. The 
interfacing difficulty has been the main disadvantage of CSC as compared with 
VSC in the past. 
5. The power losses in a de reactor are much higher than those in a de capacitor; 
however the size of the MLCR-CSC de reactor can be reduced due to the high 
frequency voltage across the reactor (for a level number m, the de voltage ripple 
frequency of the MLCR-CSC is 6(m -1) for a 6-pulse system and 12(m -1) for 
a 12-pulse system). 
6. The risk of parallel resonance between the ac side inductance and the interface 
capacitors makes the CSC design difficult, however the MLCR-CSC ZCS con-
dition offers high flexibility in the choice of capacitor to prevent the resonance 
frequency. 
7. Corresponding to the VSC high over current during faults, in the MLCR-CSC 
over voltages can be caused during faults due to the high voltage across the de 
reactor induced by the fault current. 
8. The MLVR-VSC has great freedom of choice of power switching devices (i.e. 
IGBT or GTO), whereas the GTO (or IGCT) is the only appropriate choice for 
the MLCR-CSC. 
For HVDC applications, both of the MLVR-VSC and MLCR-CSC can be used, though 
they offer different performance. In super-conductor magnetic energy storage system 
only the MLCR-CSC can be used to supply controllable de current with full scale de 
voltage control ability. This is due to the fact that VSC's can be used to control de 
current for full range but small range of de voltage, while CSC's can offer full range of 
control for both de current and voltage. 
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The topological structures and the control strategies of the ripple reinjection concept 
[60, 64, 65, 66, 67], developed for the line commutated thyristor current source con-
verters, can be adopted for self-commutated current source converters. Although self-
commutation provides greater control flexibility and freedom, it also has difficulties for 
the current source converters, like switching dynamic voltage balance, switching losses, 
high di/ dt and dv / dt · · · . These need further study. 
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As for the MLVR-VSC, the reinjection currents can be formed in two ways: either an 
ac current adds to, and subtracts from, the de current components to the two main 
bridges; or the de current is appropriately distributed to the two main bridges. 
Because the addition and subtraction of currents in a transformer can be made by 
appropriate connection of the windings, only an interface transformer is required. The 
reinjection currents to the two main bridges are derived by means of multi-winding 
reinjection transformers. In both cases the basic converter configuration can be of the 
6-pulse or 12-pulse type. 
8.2.1 MLCR-CSC Based on 6-Pulse System 
A full 3-phase bridge can be treated as two half bridges connected in series, i.e. a 
common anode and common cathode groups. The common cathode group supplies the 
positive currents and the common anode group supplies the negative currents to the 
three phase windings of the interface transformer. 
Figure 8.1 shows the conventional 6-pulse current source converter with the reinjection 
circuit included. The de current circulates through the reinjection switches, the two 
reinjection transformers, smoothing reactor Lm and de voltage source Ea. With a 
sufficiently large inductance (Lm), the de current will remain constant. The de current 
is chopped into a multi-level ac current waveform at 3 times the source fundamental 
frequency, and this ac current circulates through the secondary windings of the two 
reinjection transformers. This current is coupled to the reinjection transformer primary 
windings to shape the main bridge output currents IBP and JEN into the waveforms 
described in chapter 2. 
Because the reinjection transformer winding current direction can be changed by the 
switching actions of the reinjection switches, a winding divided into 1;: portions with 
I!J: + 1 taps can be used to generate m-levels of the reinjection current; the addition of 
the two optional switches SpjO and SnjO provides an extra level, such that no reinjection 
current passes by the reinjection transformer windings. Thus the reinjection circuit in 
Figure 8.1 can generate (m+l)-level currents IBP and JEN· 
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Figure 8.1 The Topological Structures of MLCR-CSC Based on 6-Pulse System 
The (m+l)-level main bridge output currents, Isp and JEN, are formed by the switch-
ing combinations, shown in tables 8.1 and 8.2. 
Tables 8.1 and 8.2 give the corresponding relationships between the (m+l)-levels of 
currents Isp and JEN, the required reinjection switches in ON-state, the windings 
connections of the reinjection transformers and the currents Ijp and Ijn used to shape 
the de output currents Isp and JEN· 
The winding connections of the reinjection transformers in Figure 8.1 ensures that 
Ijn = -Ijp and the main bridge output currents are formed by Ide, Ijp and Ijn, i.e. 
IBP = Ide+ Ijp and IBN = Ide+ Ijn = Ide -Ijp· Because Ijp and Ijn are determined by 
the turns ratio of the reinjection transformers, the main bridge output currents Isp and 
IsN can be shaped into the required multi-level forms from constant de by selecting 
the appropriate winding turns ratio. The required current waveforms IBP and JEN, are 
synchronized with the firing control of the main bridge switches, therefore by supplying 
the required reinjection current waveforms the converter output current waveforms are 
also shaped into the expected waveforms. 
The three-phase half-bridge 6-pulse configuration connected to the load via a multi-
tapped balancing reactor was used to describe the implementation of the ripple rein-
jection concept in the current source converter [59, 62]. A modified configuration for 
self-commutated switching converters is shown in Figure 8.2 to implement the multi-
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Table 8.1 Switching Combinations and Multi-level Reinjection Current 
ON-State Switches IBP Winding Combinations (P-group) Ijp 
Spji and Snji hm Nsi = Ni + N2 + · · · + NW- Ns1 I NP de 




. . . . . . . . . ... 
Spj T and Snj T hT+i Nsm =Nm " " 
Ns!ff I 
NP de 
SpjO and SnjO Ide Nso = 0 0 




. . . . . . . . . ... 
Spjm-i and Bnjm-i h2 Ns2 = Nw- + · · · + N3 + N2 Ns2r - NP de 
Spjm and Snjm hi Nsi = Nw. + · · · + N2 +Ni Ns1 I - NP de 
Table 8.2 Switching Combinations and Multi-level Reinjection Current 
ON-State Switches JEN Winding Combinations (N-group) Ijn 
Spji and Bnji hi Nsi=Nw-+···+N2+Ni Ns1 I - NP de 
Spj2 and Snj2 h2 Ns2 =Nm+···+ N3 + N2 
" 
Ns2r - Np de 
. . . . . . . . . ... 
Spj W- and Snj W- hT Nsm =Nm 
Nsm 
- N;; Ide 
" " 
SpjO and SnjO Ide Nso =0 0 




. . . . . . . .. ... 
Spjm-i and Snjm-i hm-i N s2 = N2 + N3 + · · · + NW- Ns2r NP de 
Spjm and Snjm hm Nsi =Ni+ N2 +···+NT Ns11 NP de 
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level ESEDS or Linear reinjection alternatives with zero current switching condition. 
Figure 8.2 The Topological Structures of MLCR-CSC Based on 6-Pulse System 
In Figure 8.2 the multi-tapped balancing reactor assisted by the reinjection switches, 
functions as a controllable de current distributor in a similar way as the series con-
nected capacitors of the controllable voltage divider in MLVR-VSC. In the presence 
of a sufficient large inductance of the multi-tapped reactor, when the eh tap of the 
reactor is connected to the load (consisting of Lm and Ed) by the reinjection switch 
sjk, the following ampere-turns balance results: 
(8.1) 
From the circuit in Figure 8.2 the relation between the currents Ide, IBP and IBN can 
be directly written as IBP+ IBN =Ide, and combining this expression with Equations 
8.1, then IBP and JEN can be expressed as follows 
(Nk + Nk+1 + · · · +Nm) I 
(N1 + N2 + ... +Nm) de 
(N1 + N2 + · · · + Nk-1) I 
(N1 + N2 + ... +Nm) de 
(8.2) 
(8.3) 
These two equations indicate that by proper selection of the tap positions and control 
of the reinjection switches to on-state at the appropriate time intervals, the de current 
Ide can be distributed to the two bridges with the required waveforms. 
Figures 2.17 and 2.18 illustrate the current waveforms and output current spectrum 
of a 5-level MLCR-CSC example based on 6-pulse systems for ESEDS and Linear 
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reinjection respectively. 
8.2.2 MLCR-CSC Based on 12-Pulse System 
The 12-pulse line-commutated current source thyristor converters are widely used for 
different applications. The natural commutation requirement makes them consume 
large reactive power and operate improperly when they are connected to a weak ac 
system. Current source converters based on self-commutation offer many advantages 















Figure 8.3 The Topological Structures of MLCR-CSC Based on 12-Pulse System 
Figure 8.3 shows the (m+l)-level MLCR-CSC configuration based on the 12-pulse 
series connected converter. The two bridge output currents fsy and Ist:. (normally 
constant de currents) are shaped by the reinjection currents IjY and Ijt:. into (m+l)-
level current waveforms and to produce 12m-pulse equivalent output current waveforms 
at the interface transformer primary (source side) terminals. The operating principle of 
the reinjection circuit is almost the same as that of the 6-pulse full-bridge configuration, 
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except that the reinjection switching frequency is increased from 6 to 12 times the source 
fundamental frequency. 
Figure 8.4 shows the (m+l)-level MLCR-CSC configuration based on the 12-pulse 
parallel connected converter. The multi-tapped reactor assisted by the switching action 
of the reinjection switches, distributes the de current Ide to the two bridges in (m+l)-
level waveforms as described in chapter 2. 
lac 
Ic 
Figure 8.4 The Topological Structures of MLCR-CSC Based on 12-Pulse System 
This is almost the same as the 6-pulse two half-bridge configuration in Figure 8.2, 
except in that the reinjection switching frequency is now increased from 6 to 12 times 
the source fundamental frequency. 
Although the waveforms and the output spectra in Figures 2.10 and 2.11 (for an ex-
ample of 21-level MLVR-VSC) refer to voltage, using the duality relation between the 
MLVR-VSC and MLCR-CSC in terms of voltage and current waveforms, they can 
also be treated as current waveforms and output current spectra; hence waveforms of 
MLCR-CSC, based on the 12-pulse systems for multi-level ESEDS and Linear reinjec-
tion approximations respectively. 
8.3 MLCR-CSC STATCOM 
Although current source converters based on line-commutated thyristors are used ex-
tensively, the self-commutated current source converter has not been adequately inves-
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tigated. Most FACTS devices use voltage source converters. The MLCR-CSC concept 
overcomes the main disadvantages of present self-commutated current source convert-
ers. Moreover the direct current control, flexible power-factor adjustment and zero 
current switching features make the MLCR-CSC a suitable alternative for STATCOM 
application. 
This section uses EMTDC simulation to investigate the potential of a 5-level MLCR-
CSC (shown in Figure 8.5) to function as a STATCOM. 
Ic 
Figure 8.5 The 5-level MLCR-CSC for STATCOM application 
The configuration in Figure 8.5 uses a multi-tapped reactor to distribute the de current 
and produce the reinjection current waveforms for the two main bridges. To achieve 
the zero current switching condition, based on the linear reinjection waveforms derived 
in chapter 2, the taps of the multi-tapped reactor are arranged as Ni = N2 = N3 = N4. 
With sufficient inductance of the multi-tapped reactor the excitation current can be 
limited to a very low level; thus when the Bj1 is fired to on state (all other reinjection 
switches being off state), the load current Ide is supplied by the Y connection bridge and 
only a very small excitation current will flow through the /:),,, connection bridge. Vice 
versa when only the Sjs is fired to on state, practically no de current passes through 
the Y connection bridge. These near zero current conditions are provided to the Y or 
b,., connection bridge switches to achieve the zero current switching. 
Unlike Voltage Source Conversion, where equal size capacitors are required to share 
the de voltage, the taps of the reactor can be arranged more flexibly to improve the 
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ac output current waveforms. For the 5-level case under the symmetrical reinjection 
waveform restriction and zero current switching requirement only the taps connected to 
Sj2 and Sj4 can be adjusted and Ni = N4 must be satisfied to ensure that the two bridge 
de side currents are the same in shape but with a 30° phase displacement. Because the 
linear reinjection waveform is very closed to the optimized ESEDS reinjection waveform 
for the 12-pulse reinjection configuration, in practice there is no need to modify the 
linear reinjection waveform, and thus the multi-tapped reactor remains an equal turns 
arrangement. 
The configuration in Figure 8.5 has no any special requirement for the interface trans-
former, which is a common power transformer with three windings per phase and 
approximately 5% nominal leakage reactance. As for the conventional 12-pulse con-
verters the turns ratio of the interface transformer are: kn : 1 (primary to secondary) 
for the Y connection and kn : J3 (primary to secondary) for the 6. connection. 
A de source Ed is added to the load branch for simulation flexibility, to permit real 
power transfer from the de side to the ac source. For the STATCOM application, 
however, Ed is set to zero. 
The de reactor Lm in the load branch is needed to limit the fluctuation of the de current 
Ide· The de output voltage of the 5-level MLCR-CSC in Figure 8.5 is equivalent to that 
of a 48-pulse converter. Under symmetrical source voltage conditions, as the de voltage 
ripple is of low amplitude and high frequency the required inductance Lm is very low 
to suppress the de current fluctuation; under asymmetrical source conditions, however 
a relatively large inductance Lm is required to limit the de current ripple and achieve 
sufficient ac current waveform quality. With reference to the dynamic performance, a 
higher reactor inductance will reduce the current over-shoot when the converter system 
changes its operating condition from inductive to capacitive or vice versa. 
As the switches in the two main bridges of the 5-level MLCR-CSC are fired under Zero 
Current Switching (ZCS) conditions, the techniques used in thyristor based converters 
for ensuring steady and dynamic voltage balancing can also be applied to the MLCR-
CSC. Also the unidirectional nature of the current in every arm simplifies the snubber 
circuit design. Thus the direct series connection of power switches can be used without 
difficulties to construct reliable high voltage valves as required in the high power MLCR-
CSC. 
The reinjection switches Bj1 to Sjs in Figure 8.5 are used to control the de current 
distribution and the de output current waveforms of the two main bridges. As the ZCS 
condition does not apply to them, a snubber circuit has to be used for each switch. 
However because only unidirectional currents pass through these switches, the snubbers 
can be of the simple and effective RCD (Resistor, Capacitor and Diode) type. 
To verify the MLCR-CSC theoretical waveforms and investigate its use as a STATCOM, 
a EMTDC model is constructed and tested for the configuration in Figure 8.5 under 
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the following conditions: rated at lOOMVA (each main bridge rating being 50MVA) 
and lOOkV voltage; the interface transformer nominal impedance ks is 10%; the multi-
tapped reactor ratings are 25MVA and 68kV, its basic operation frequency being 300Hz 
(i.e. 6 times of the source fundamental frequency); the load branch inductance Lm is 
set to 2 Henry and the de source Ed to OV and 10. 
8.3.1 MLCR-CSC Waveform Verification 
Figures 8.6 and 8.7 show the simulated waveforms corresponding to the generation of 
lpu inductive and capacitive reactive powers respectively. The current waveforms in 
Figures 8.6 and 8.7 are 
• (a) IEY is the Y connection bridge de output current, the nominal base being the 
de current Ide· 
• (b) !Et:,. is the .6. connection bridge de output current, the nominal base being 
the de current Ide· 
• ( c) IaY is the normalized ac output current of the Y connection bridge, the 
nominal base being the de current Ide· 
• (d) lat:,. is the normalized ac output current of the Y connection bridge, the 
nominal base being the de current Ide· 
• (e) IA is the normalized ac output current of the MLCR-CSC, the nominal base 
being the primary side reflection knide of the de current from the secondary side. 
• (f) I An/ IA1 is the output current spectrum of the MLCR-CSC. 
These waveforms are almost identical to the previously derived theoretical waveforms in 
chapter 2. The simulated output current THD is 4.053 and 4.29% for the capacitive and 
inductive operation respectively, while the theoretical value was 3.99% for the 5-level 
linear reinjection CSC (listed in Table 2.1). These differences are mainly caused by the 
snubber circuits of the reinjection switches, because these circuits absorb the leakage 
inductance energy and turn it into capacitive energy during switching transition. Thus 
the current waveforms in Figures 8.6 and 8.7 are slightly different from the theoretical 
step waveforms. 
The waveforms of the two main bridge de output currents IEY and !Et:,. in Figures 8.6 
and 8.7 clearly show that they vary with a frequency 6 times the source fundamental 
frequency, and that the commutations of the main bridge switches occur in the middle 
of the 6 zero current periods of about 416µs duration. Thus no switching disturbances 
are observed either in the source voltage VAs or current waveforms shown in Figures 
8.6 (e) and 8.7 (e). 
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Figure 8.6 The Simulated Waveforms of The 5-Level MLCR-CSC (leading) 
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Figure 8.7 The Simulated Waveforms of The 5-Level MLCR-CSC (lagging) 
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8.3.2 STATCOM Operation 
The basic control structures of the MLCR-CSC for the control of real-reactive power 
and real-imaginary current components are shown by the block diagrams of Figures 8.8 
and 8.9 respectively. Unlike the case of PWM firing control, due to the fundamental 
frequency switching nature of the MLCR-CSC there is no independent amplitude and 
power angle control. There are only two control parameters in the MLCR-CSC case, 
i.e. Ide, the de load branch current and e, the power angle of the MLCR-CSC system. 
case 
kv 





Figure 8.8 MLCR-CSC Block Diagram for Control of Real & Reactive Power 
case x f Re 
case Vdc 1 fsRMS 
Lrns+R 
sine x hm 
Figure 8.9 MLCR-CSC Block Diagram for Control Real & Imaginary Current 
For many practical applications the real and reactive power or real and imaginary 
components of the ac output current can be thought of as the variables to be controlled, 
but the only variable that controls MLCR-CSC operation is the power angle B; this is 
similar to the case of the MLVR-VSC, where ¢, the phase angle differences between 
the converter output voltages and the source voltage, is the unique control variable. 
To obtain four quadrant operation the power angle e has to vary in the range of 
-180° < e < 180° while in the MLVR-VSC case ¢ can only be varied within a very 
small range. Therefore it is much more difficult for the MLCR-CSC to achieve four 
quadrant operation than in the MLVR-VSC, due to the large range of power angle 
variation, thus making the MLCR-CSC a very nonlinear system. The nonlinearities 
between B and [P QJ or [IRe hrn] can be derived from the block diagrams in Figures 
8.8 and 8.9: 
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In the MLCR-CSC case 
p _ V: I _ k~~~Ms cos(B)I cos(B)I 
- de de - Lms + R (8.4) 
Q - 3V: . (e) k I - 3kvki ~~MS sin( e) I cos( e) I - - sRMS sm . i de - - L 
ms+R 
(8.5) 
I - kvki V'sRMS cos( e) I cos( e) I 
Re - Lms+R (8.6) 
I __ k,,kiV",R.M8sin(B)I cos(B)I 
IM- Lms+R (8.7) 
To overcome the difficulty of controlling the nonlinear MLCR-CSC for STATCOM 
application, a small variation of power angle b..B from ±goo is used to control the de 
current Ide; thus the absolute amplitude of the reactive power is determined by the 
small change of the power angle increment b..B around ±goo. A reactive order either 
goo or _goo is set to force the MLCR-CSC operating under the inductive or capacitive 
condition. 
The amplitude increment or decrement of the de load branch current Ide depends on 
the polarity of the de voltage across the load branch, which is proportional to the 
cosine function of the power angle (Vde = kv V'sRJvIS cos( B)), if the source voltage V'sRJvIS 
is maintained constant and the losses in the smoothing reactor ;i'~ ignored. 
However the amplitude increment or decrement of the unidirectional de current can not 
be solely determined by the polarity of the power angle increment around e = ±goo, 
because around goo 
and around -goo 
The power angle increment b..B around ±goo to control the de current has to be coor-
dinated with the converter operating condition to generate the appropriate polarity of 
b..e. Thus the closed-loop control structure of the MLCR-CSC STATCOM has been 
rearranged as shown in Figure 8.10. 
An EMTDC model based on the 5-level MLCR-CSC of Figure 8.5 and the control 
structure of Figure 8.10 has been developed to investigate the use of the MLCR-CSC 
as a STATCOM. The following simulated waveforms are shown in Figure 8.11: 
• (a) Q, Qref: generated reactive power and reactive power order 
(capacitive being set to positive and inductive to negative) 
• (b) Ide, Ude: de average current and voltage of the de load branch 
















Figure 8.10 The MLCR-CSC Control Structure for STATCOM Application 
• (c) VA, IA: phase 'A' voltage and current at the power source side 
e ( d) VB, I B: phase 'B' voltage and current at the power source side 
• (e) Ve, Ie: phase 'C' voltage and current at the power source side 
To CSC 
GT Os 
• (f) Ude and IA, IE, Ie: de voltage and 3-phase currents in the dynamic period 
The normalized bases for the waveforms in Figure 8.11 are 
• QsR = Ss = 1001\1V A for Q and Qref 
• VsR = 10.A'2kV for Ude and VA, VB, Ve 
• IdeR = ~IsR = ~kA for Ide and IA, IE, Ie 
These waveforms show the steady and dynamic state performances of the 5-level MLCR-
CSC functioning as a STATCOM under the closed loop control. In a period of 0.8 
seconds the reactive power order is changed four times in full steps, both increasing 
and decreasing. By choosing the appropriate P and I parameters for the PI controller 
and a suitable control logic, the MLCR-CSC responds to these orders very well and 
generates the required reactive power without steady error. 
Referring to Figure 8.ll(a), the following dynamic performance is observed: 
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Figure 8.11 The Dynamic Responses of the MLCR-CSC STATCOM 
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1. the reactive power order Qref changes from 0 to -lpu at 0.06 seconds, the gener-
ated reactive power Q reaches the required value at 0.09 seconds and the dynamic 
process finishes at 0.1 seconds with a maximum over-shoot under 10%. 
2. Qref changes from -lpu to lpu at 0.254 seconds, Q reaches the required value 
at 0.27 seconds and the dynamic process finishes before the 0.3 second without 
observable shoot. 
3. Qref changes from lpu to -lpu at 0.45 seconds, Q reaches the required value 
at 0.46 seconds and the dynamic process finishes before the 0.49 second with a 
maximum over shoot under 18%. 
4. Qref changes from -lpu to 0 at 0.65 seconds, Q drops to 0 value at 0.68 seconds 
and the dynamic process finishes without over-shoot. 
The dynamic response indicates that the MLCR-CSC STATCOM can change oper-
ating states from inductive to capacitive or vice versa in a very short time. This is 
so because the operating state change only involves changing the gate control signal 
without altering the energy storage level; as well as with the bipolar and high range 
of de output voltage the de reactor can be charged or discharged quickly (note the de 
current establishing and vanishing in Figure 8.11). Thus the MLCR-CSC STATCOM 
offers a fast dynamic performance. The waveforms in Figure 8.11 (b) illustrate the de 
current Ide and voltage Ude under steady and dynamic operating conditions. The high 
pulse nature of the reinjection produces a de voltage with high frequency ripple, this 
is better displayed in Figure 8.11 (f) for the period between 0.24 and 0.34 seconds. 
The waveforms in Figures 8.11 (c), (d) and (e) illustrate the three phase ac output 
currents and their phase relationship with the source voltage waveforms during the 
dynamic and steady processes. This information is expanded in Figure 8.11 (f) for the 
period between 0.24 and 0.34 seconds to demonstrate the dynamic response process of 
the three phase output currents and de voltage in detail. Figure 8.11 (f) shows that the 
de voltage and three phase currents respond to the reactive power order quickly; thus 
the MLCR-CSC test system can change its operating state from full scale inductive 
operation to full scale capacitive operation in approximately one cycle. Figure 8.ll(f) 
also shows that the harmonic distortion of the ac output current is very low. 
The simulation results verify that the 5-level MLCR-CSC under closed loop control 
has fast dynamic performances and no steady-state error, with very low harmonic 
distortion, and is thus suited to the high power STATCOM application. 
8.3.3 Operation under Asymmetrical Source 
In practice the power system voltage will always contain some asymmetry, particularly 
under fault conditions, and thus further simulation is needed to verify that the MLCR-
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CSC under closed-loop control can supply balanced ac output currents and that the 
basic function of a STATCOM can be maintained for serious asymmetrical source 
conditions. 
The de voltage across the load branch is strongly dependent on the source voltage 
symmetry; with a symmetrical source voltage the de voltage ripple is of low amplitude 
and high frequency (48 times the source fundamental), while for asymmetrical condi-
tions the de voltage contains a lower frequency ripple of amplitude related to the level 
of asymmetry. The de current ripple in turn depends on the de voltage ripple and 
the load branch inductance, thus to reduce the de current fluctuation the load branch 
inductance has to be increased. 
With a sufficiently large inductance the de current can be maintained constant for 
symmetrical conditions and will have a relatively low amplitude ripple under serious 
asymmetrical conditions. Thus the three phase ac output currents of the MLCR-CSC 
can be kept symmetrical even under severe source voltage asymmetry, because the three 
phase output currents of the MLCR-CSC are solely determined by the de current. This 
performance is verified by the simulation results shown below. 
The asymmetrical source voltage conditions of the test system are: 
1. A 20% drop iu phase 'A' for a period from 0.05sec to 0.35sec; 
2. A 20% increase in phase 'A' and a 80% drop in phase 'B' for a period from 0.35sec 
to 0.75sec 
The simulations are performed from inductive to capacitive and then return to inductive 
operating conditions under the above asymmetrical source conditions. 
The simulated waveforms in Figure 8.12 are arranged and normalized as those in Figure 
8.11. 
The waveforms shown in Figure 8.12 verify that the MLCR-CSC can operate normally 
under the asymmetrical and even seriously asymmetrical source conditions; however, 
the de voltage contains ripple of high amplitude and of low frequency; if these are to be 
kept within small margins for a large range of asymmetrical level, a larger inductance 
will be required. 
The time interval used for waveforms from (a) to (e) is 0.8 seconds, while that of (f) is 
0.1 seconds in order to display the balanced three phase currents in greater detail. 
In the period from 0.05 to 0.35 seconds only the voltage of phase 'A' drops by 20%. 
Under this condition, shown in (b) of Figure 8.12, the de current contains a ripple 
of low amplitude and of frequency twice the source fundamental; the reactive power 
and three phase output currents follow the imaginary current order with nearly the 
same steady and dynamic state performances as those of the symmetrical condition 
illustrated in Figure 8.11. 
258 
s 



































CHAPTER 8 MLCR CURRENT SOURCE CONVERTER 
MLCR-CSC STATCOM Operation Waveforms Under Asymmetrical Source 
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In the period from 0.35 to 0.75 seconds the voltage of phase 'A' increases by 20% and 
that of phase 'B' drops by 80%. Under this serious asymmetrical condition the peak to 
peak value of the de current ripple is 10% of the average value; however, the de voltage 
contains a ripple of very high amplitude and of frequency twice the source fundamental; 
the reactive power and three phase output currents also follow the imaginary current 
order with similar steady and dynamic performance as for the symmetrical condition 
performance illustrated in Figure 8.11. 
The simulation results verify that even when the power source voltages are seriously 
asymmetrical, the MLCR-CSC under closed-loop control still provides balanced com-
pensating currents. However higher inductance in the de load side is required to reduce 
the de current fluctuation and still generate high quality balanced compensation cur-
rents. 
8.4 SUMMARY OF MLCR-CSC 
On the basis of analysis and simulation carried out in this chapter the following con-
clusions are reached: 
1. The currents supplied to the main bridges vary periodically step by step, and at 
all instants add to a constant de current. These are different from the constant 
de current supplied to each of the bridges in the conventional converters. 
2. The ac output currents of the MLCR-CSC bridges are combined by the interface 
transformer to produce a converter system ac output current with very low har-
monic distortion. Even with a few levels on the de side current of the main bridges 
a high pulse number is achieved at the converter system ac output current. 
3. The currents supplied to the main bridges are synchronized with the main bridge 
firing control, and a zero level current is produced when there are switches switch-
ing on or off. 
4. The zero current switching condition enables the main bridge self-commutated 
valves to commutate under the same condition as the line commutated thyristors 
in the conventional current source converters. Therefore the successful techniques 
used by the high power current source thyristor converters can equally be applied 
to the MLCR-CSC, regardless of whether the operation condition is inductive or 
capacitive. 
5. The provision of a controllable interval ZCS condition not only eliminates the 
switching losses, but also simplifies the snubber requirements and the interface 
between the converter and the power system. Snubber-less or very simple snub-
ber structures can be used in the main bridge design, because the zero current 
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condition ensures that there is no inductive energy stored in the series connected 
inductor (including the stray inductance). The interface simplicity is a significant 
advantage of the MLCR-CSC; as it eliminates the need for a high capacitance on 
the ac side, a problem forced the use of current source conversion in the past for 
high power applications [79, 80]. 
6. The reinjection current generating system acts like a controllable current divider. 
Its voltage rating is low, because only the ac component of the de output voltage 
will apply across it. The fact that the reinjection circuitry is involved in the main 
power flow is the main disadvantage as compared with the MLVR -VSC. 
7. Because the currents supplied to the converter bridges are controlled to rise and 
fall step by step, very low dI / dt's will occur during the main bridge switchings. 
The lower dI / dt makes the use of the high power GTO or IGCT switches possible 
and reduces the electromagnetic interference (EMI). 
The MLCR converters combine the concepts of multi-level conversion, soft switching 
and reinjection conversion to provide the advantages of lower harmonic distortion, lower 
switching frequency and higher reliability. Thus they are suitable for high voltage and 
high power application. 
Compared to the MLVR-VSC an important advantage of the MLCR-CSC is its capa-
bility of maintaining balanced three phase current operation under the conditions of 
symmetrical and asymmetrical source voltages. The main disadvantage of the MLCR-
CSC is the need to place the reinjection circuitry in the main power flow path. 
Chapter 9 
GENERAL CONCLUSIONS AND FURTHER WORK 
9.1 GENERAL CONCLUSIONS 
The proposed multi-level reinjection ac-dc conversion combines the multi-level 
conversion, soft switching and reinjection concepts. Based on the new concept this 
thesis has developed multi-level voltage and current reinjection converters with 
improved performance, enhanced reliability and increased efficiency. The subjects cov-
ered include topologies, firing sequences, waveform analysis, steady and dynamic state 
performances, closed-loop control strategies and particular applications, both for the 
multi-level voltage and current reinjection converters. General conclusions regarding 
the concept itself and the types of converters are presented in this section. 
9.1.1 The Multi-Level Reinjection Waveforms 
The 6-pulse converter can be thought of as the combination of two half-bridges and 
the 12-pulse converter the combination of two full-bridges. For a general description 
of the reinjection concept, the converter switching circuits connected to the de sources 
are considered as two subsystems, which can be connected in series and parallel. 
In the conventional converters the two subsystems are directly connected to a de source 
or the de source is equally shared by the two subsystems; in other words, the de sides of 
the two subsystems are supplied by de voltage or current waveforms. By the converter 
switching actions these de waveforms are chopped and distributed to three ac phases. 
The chopping action causes harmonic distortion, high dv / dt or di/ dt and high switching 
losses. The ideal (optimal) reinjection waveform and its approximations are derived to 
overcome these problems. 
To achieve perfect harmonic cancellation on the ac side the ideal reinjection wave-
form to be supplied to the two subsystems must contain, as well as a de component, 
even and odd harmonics of the subsystem commutation frequency (the commutation 
frequencies of the 3-phase half bridge and full-bridge are 3 and 6-times the ac power 
source fundamental frequency respectively). Resulting from this requirement the ad-
dition of the waveforms supplied to the two subsystems is not a constant de level, 
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i.e. the de source must contain ripple. Finally the ideal reinjection waveform varies 
periodically and continuously with limited time derivatives (\di/dt\max or \dv/dt\max 
being under some level) and also contains periodical zero value points. With the ideal 
reinjection waveform the switches in the two subsystems are always change their state 
under zero current (for CSC) or zero voltage (for VSC) de supply, thus they are used 
only to distribute the de side waveform to the three phases, unlike conventional con-
verters to chop the de voltage or current and distribute the chopped de waveform to 
the ac phases. 
A possible symmetrical approximation to the ideal reinjection, the ESEDS-reinjection 
waveform, still produces a high quality ac output, but without the need for a de 
source with (controllable) ripple. In this alternative the reinjection waveforms of the 
two subsystems consist of a de component and the odd harmonics of the subsystem 
commutation frequency (i.e. the even harmonics are absent), and the addition of the 
waveforms supplied to the two subsystems is a constant de level. Although the ESEDS 
alternative does not produce exact zero points, these points are very close to zero. 
An alternative approximation is the linear-reinjection waveform, which also pro-
duces a high quality output (although the distortion is slightly higher than in the 
ESEDS case). It shares with the ideal solution the appearance of periodical zero value 
points. Like in the ESEDS alternative, the reinjection waveforms of the two subsystems 
contain only odd harmonics of the subsystem commutation frequency and they add to 
a constant de level. 
Further approximation to the ideal is the multi-level reinjection waveform. The 
ESEDS multi-level reinjection produces a better waveform but does not benefit 
from the exact soft switching condition. The linear multi-level reinjection wave-
form, with soft switching conditions, is more suited to high voltage and power applica-
tions. 
Six and Twelve pulse configurations: 
The reinjection waveform, in the 6-pulse case, is applied to the two (half-bridge) subsys-
tems, which both produce waveforms with harmonics of odd triple orders and in phase, 
however the triple harmonics do not penetrate the ac system if the interface transformer 
primary (ac source side) windings are connected either in b,,, or Y connection without 
neutral. 
When applied to the 12-pulse configuration the reinjection waveform shapes the output 
of the two (bridge) subsystems producing the same harmonic spectra of orders [6(2k-
1) ± 1 (k = 1, 2, · · · )] but out of phase by 180° for all orders, so that harmonic 
cancellation is achieved at the interface transformer primary side. 
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9.1.2 The Generation of the Reinjection Waveforms 
In the ac-dc conversion systems the de source can be directly connected to the two 
subsystems (i.e. in parallel for the VSC or in series for the CSC); alternatively the de 
source can be shared by the two subsystems (in parallel for the CSC or in series for the 
VSC). 
As the reinjection waveform can be decomposed into de and ac components, and the 
fully symmetrical reinjection waveforms of the two subsystems combine into a perfect 
de level, the generation of the reinjection waveforms can be implemented in two ways, 
referred to below as Combination and Distribution. 
Combination: In this case an ac component adds to and subtracts from the de com-
ponents of the two subsystems. To maintain coordination between the de source 
and the generated ac component, the later is derived from the de source; con-
sequently a reinjection transformer is required, both, for isolation from the de 
source and for the implementation of the required additions and subtractions. 
This solution can be used with the common direct supply and share connection 
alternatives. However, the need for a reinjection transformer somewhat reduces 
its attraction. 
For a VSC (voltage source converter) to generate an m-level reinjection waveform 
by the combination method, ( m - 1) /2 reinjection transformers are needed. Thus 
to reduce the number of the reinjection transformers, while obtaining a reasonable 
waveform, the ESEDS-reinjection solution is the preferred option. On the other 
hand in the CSC case a higher level reinjection waveform can be derived by 
increasing the number of windings of the reinjection transformers. 
Distribution: When the two subsystems are connected to share the de source, their 
corresponding fully symmetrical reinjection waveforms can be generated by appro-
priately distributing the de source between them. For this purpose, controllable 
de voltage or current dividers can be used to generate the reinjection waveforms. 
This solution, however, can not be used when the de source is directly supplied to 
the two subsystems (like paralleled bridges for VSC or series connected bridges 
for CSC). 
The distribution alternative is better suited for high level numbers with corre-
spondingly lower dV / dt or di/ dt stresses; moreover, with the assistance of the 
inherent soft switching the dynamic voltage balance presents no problem and is, 
therefore, perfectly suited to high voltage applications. 
In this case the linear reinjection alternatives is the most cost effective solution 
for generating the reinjection waveforms. 
For the MLVR the controllable voltage divider is a single phase multi-level VSC 
with three terminals. The reinjection circuit does not involve the de current (and 
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therefore the main power flow). The criteria for the selection of the topological 
structure is the number of switching devices and the implementation of capacitor 
voltage balancing. 
For the MLCR the controllable current divider is a multi-tapped reactor and self-
commutated switching devices. This case presents no capacitor voltage balancing 
problems, but the de current flows through the reinjection circuit; on the other 
hand the voltage rating of the reinjection switches is low. 
9.1.3 The Multi-Level Voltage Reinjection VSC 
The 6-pulse reinjection VSC is not suitable for practical application because of the need 
to provide the interface transformer with an extra path for the triple flux components. 
A practical alternative is the Multi-Level ESEDS-Reinjection VSC, implemented by 
adding a separate single-phase reinjection self-commutated bridge and a reinjection 
transformer to the conventional 12-pulse VSC configuration (either the parallel or se-
ries connection). Its main advantages are the absence of capacitor voltage balancing 
problems and the capability of four quadrant operation (i.e. independent control of ac-
tive and reactive powers); the main disadvantage is the cost and losses of the reinjection 
transformer. 
The MLVR-VSC provides an effective solution for high power and high voltage ap-
plications. The two main bridges are series connected and supplied by a controllable 
de voltage divider with the voltage waveform increasing and decreasing periodically in 
equal steps. Its main features are: 
1. High quality voltage and current waveforms: Them-level reinjection wave-
form produces an ac output waveform equivalent to a 12(m -1)-pulse conversion 
system. 
2. High voltage rating: The multi-level reinjection voltage waveforms with zero 
levels enable an effective direct series connection of the main bridge switching 
devices with reduced dv / dt stress and without dynamic voltage balance problem 
in the switching devices. 
3. High efficiency: The fundamental frequency related switching and the soft 
switching for the main bridges greatly reduces the switching losses in switching 
devices and snubber circuits. Also as the de current does not flow through the 
reinjection circuit, the low current rating of this circuit causes insignificant power 
losses. 
4. High reliability: The main bridge switching devices have the same rating due to 
the synchronous control, and the valve structure can be provided with redundant 
devices in the series connection; also the forced clamping soft switching condition 
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ensures that the main bridges switching occur without the risk of short-circuiting 
the de source. Thus the MLVR-VSC operates with high reliability. 
5. Cost effectiveness: The main bridges in the MLVR-VSC are structured and 
controlled as the conventional six-pulse pulse converter, and the voltage rating 
depends on the number of the direct series connected switches without concern 
for dynamic voltage balance and without complicated snubber circuits. The low 
current rating and the same size of reinjection components add a insignificant 
portion to the converter cost, but eliminate the need of expensive filters. Thus 
the simpler structure and control requirements make the converter system more 
compact and cost effective. 
6. Four quadrant operation: Unlike the multi-level diode clamped VSC (level 
number greater than 3) without the capability to control real power [13, 20], the 
MLVR-VSC can be used to control real and reactive power with four quadrant 
operation capability, although its use in the pure real power transfer is prohibited 
if the capacitor voltage balance is to be maintained (refer to chapter 6). There is 
no difficulty for the MLVR-VSC to operate under the conditions of power factor 
in the range of I cos Bl < 0.96 while maintaining the capacitor voltage in balanced 
state. 
7. Indirect Amplitude Control: There is no independent control of the individual 
phase voltage amplitude, since the amplitude control can only be achieved by 
changing the de voltage via phase angle control; thus the MLVR-VSC is sensitive 
to ac source voltage imbalance. 
9.1.4 The Multi-Level Current Reinjection CSC 
The MLCR-CSC based on the 6-pulse conversion system generates triplen harmonic 
currents but no triplen harmonic voltages; therefore, there is no special requirement 
regarding the interface transformer. Thus both the 6-pulse and 12-pulse reinjection 
conversion can be implemented with conventional transformers. 
The MLCR-CSC presents no problem with capacitor voltage balancing; and the inter-
face with the ac system presents no difficulty due to the zero current soft switching 
condition. 
The Multi-Level Current Reinjection CSC with the ZCS condition has the following 
characteristics: 
1. High quality voltage and current waveforms: Them-level reinjection schemes 
produce an ac output waveform equivalent to a 6(m-1)-pulse (for 6-pulse system) 
or 12(m - 1)-pulse (for 12-pulse system) conversion system. 
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2. High voltage rating: The MLCR-CSC permits an effective direct series con-
nection of the switching devices in the main bridges, with limited di/ dt stress 
and simplifies the dynamic voltage balance of the switching devices. 
3. High efficiency: The use of fundamental related switching and of soft switch-
ing for the main bridges reduces the switching losses and simplifies the snubber 
circuit; however the over all losses are still higher than those of the MLVR-VSC. 
4. High reliability: The main bridge switches have the same rating due to the 
synchronous control, and the valves can be provided with redundant devices in 
the series connection; also the forced blocking soft switching condition eliminates 
commutation overlap and prevents over voltage caused by the high di/dt during 
the commutation. Thus the MLCR-CSC operates with high reliability. 
5. Cost effectiveness: The main bridges in the MLCR-CSC are structured and 
controlled as the conventional six-pulse pulse converter; the ZCS condition sim-
plifies the circuit for ensuring the steady and dynamic voltage balance, also the 
ZCS eliminates the requirement of expensive large size of interfacing ac capaci-
tors. Thus the converter system is compact and cost effective. 
6. Control Flexibility: The MLCR-CSC can be used to control real and reactive 
power with four quadrant operation capability. It is also capable of controlling 
the de output current from zero to full scale, and the de voltage from full positive 
to full negative levels. 
7. Symmetrical output Waveforms: As the ac output current amplitude is de-
termined by the stable de current, the MLCR-CSC is insensitive to the source 
voltage asymmetry and produces symmetrical ac currents even during serious 
source voltage asymmetry. 
9.2 FURTHER WORK 
The multi-level reinjection concept has been developed for the VSC and CSC alterna-
tives and the theoretical analysis has been verified by simulation. The experimental 
verification needs to be carried out. 
The following topics need to be investigated to extend the application of the MLVR-
VSC and MLCR-CSC. 
A. Simplification and Improvement of the Reinjection Circuit: 
1. Topological Structure: The concept of the multi-level voltage and current 
reinjection simplifies the structure and control of the main bridges, the complexity 
of the systems depending on the the reinjection circuit and particularly on the 
multi-level controllable voltage and current dividers. 
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In the design of the voltage divider for very high voltage applications, a difficult 
compromise has to be made between the level number m and the level voltage 
VL(= Udc/m), because low m and high VL lead to fewer groups of reinjection 
switches, but every group has a large number of switches in series with compli-
cated circuits to maintain steady and dynamic voltage balance. This difficulty 
is caused by the nonlinear relationship between the level number and the total 
number of reinjection switches required by the available topologies. Further work 
is needed to develop an ideal topology for the reinjection voltage divider where 
the total number of switches required is proportional to the level number and the 
proportional factor is low. 
Although the total reinjection switches required by the H-Bridge structure is 
proportional to the level number m [8(m - 1)], the proportional factor (8) is still 
too high. Thus further work is needed to improve the reinjection circuit for very 
high voltage applications. 
2. Capacitor Voltage Balance: This is an important limitation for the use of 
high level numbers in the case of the MLVR-VSC. The conditions leading to 
imbalance in this case are very different from those of the MLDC-VSC, there are 
possibilities to achieve self-balance or using very simple circuit without the need 
of control loop. Further research is needed to achieve self-balanced reinjection, 
such as obtained by the capacitor clamping and H-Bridge topological structures. 
B. Control Flexibility of the MLVR-VSC and MLCR-CSC 
The proposed control strategies for the MLVR-VSC and MLCR-CSC are based on 
fundamental frequency switching, and they do not provide independent amplitude con-
trol. This reduces their applicability to some applications such as BTB-VSC-Links; 
in this case the common shared capacitor voltage determines the ac output voltage 
amplitudes of the two MLVR-VSCs, and therefore the reactive powers can not be con-
trolled independently. The availability of independent amplitude control capability in 
a BTB-VSC-Link would control the active powers and reactive powers on both sides 
independently, thus making the link operate like two STATCOMs as well as control of 
active power transfer. 
Independent phase amplitude control is also needed to improve the operation under 
voltage source asymmetry. To provide individual phase voltage amplitude control, the 
coordinated control of the main and reinjection switches needs to be investigated. 
The MLCR-CSC is capable of controlling the de current and voltage for the full scale 
range. The additional provision of independent amplitude control capability would 
permit the MLCR-CSC to control the magnetic energy of a super-conducting magnetic 
energy storage system as well as operate as a STATCOM; otherwise the ac side reactive 
power will depend on the level of the stored magnetic energy. 
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The by-passing function of the main bridge switching devices may be used to obtain 
independent amplitude control in the case of the MLCR-CSC. However the by-passing 
states of the main bridges need to be coordinated with the reinjection circuit, so that 
the ZCS soft switching condition for the main bridge is maintained. 
C. Possible elimination of the interface transformer 
All the configurations proposed in this thesis for the MLVR-VSC and MLCR-CSC 
contain interface transformers, because the interface transformer plays a important 
role in the harmonic cancellation. If the output voltages of the two subsystems could 
be synthesized to generate the required ac output waveform for harmonics cancellation 
without the assistant of a interface transformer, the MLVR-VSC and MLCR-CSC could 
be made more attractive. 
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